74F139 Dual 1-of-4 Decoder/Demultiplexer

Similar documents
74F30 8-Input NAND Gate

74F153 Dual 4-Input Multiplexer

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74F175 Quad D-Type Flip-Flop

74F174 Hex D-Type Flip-Flop with Master Reset

74F537 1-of-10 Decoder with 3-STATE Outputs

74F379 Quad Parallel Register with Enable

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F194 4-Bit Bidirectional Universal Shift Register

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

74F283 4-Bit Binary Full Adder with Fast Carry

Excellent Integrated System Limited

74F138 1-of-8 Decoder/Demultiplexer

74F382 4-Bit Arithmetic Logic Unit

74F Bit Random Access Memory with 3-STATE Outputs

74F538 1-of-8 Decoder with 3-STATE Outputs

74F269 8-Bit Bidirectional Binary Counter

74F Bit D-Type Flip-Flop

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM74LS02 Quad 2-Input NOR Gate

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

DM74LS08 Quad 2-Input AND Gates

DM7404 Hex Inverting Gates

74F181 4-Bit Arithmetic Logic Unit

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

CD4028BC BCD-to-Decimal Decoder

74FR74 74FR1074 Dual D-Type Flip-Flop

DM74LS05 Hex Inverters with Open-Collector Outputs

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

MM74HC139 Dual 2-To-4 Line Decoder

74F652 Transceivers/Registers

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74HC138 3-to-8 Line Decoder

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

CD4028BC BCD-to-Decimal Decoder

74F843 9-Bit Transparent Latch

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

MM74HC00 Quad 2-Input NAND Gate

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC08 Quad 2-Input AND Gate

MM74HCT138 3-to-8 Line Decoder

MM74HC32 Quad 2-Input OR Gate

74VHC138 3-to-8 Decoder/Demultiplexer


MM74HC154 4-to-16 Line Decoder

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74VHC00 Quad 2-Input NAND Gate

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

MM74HC175 Quad D-Type Flip-Flop With Clear

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HCT08 Quad 2-Input AND Gate

74F365 Hex Buffer/Driver with 3-STATE Outputs

74F899 9-Bit Latchable Transceiver with Parity Generator/Checker

74F161A 74F163A Synchronous Presettable Binary Counter

MM74HC244 Octal 3-STATE Buffer

MM74HC251 8-Channel 3-STATE Multiplexer

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

DM Bit Addressable Latch


74VHC00 Quad 2-Input NAND Gate

MM74HC373 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch

CD4024BC 7-Stage Ripple Carry Binary Counter

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74HC373 3-STATE Octal D-Type Latch

MM74C906 Hex Open Drain N-Channel Buffers

DM74LS670 3-STATE 4-by-4 Register File

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

CD4528BC Dual Monostable Multivibrator

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C14 Hex Schmitt Trigger

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

74AC169 4-Stage Synchronous Bidirectional Counter

CD4013BC Dual D-Type Flip-Flop

CD40106BC Hex Schmitt Trigger

MM74HC374 3-STATE Octal D-Type Flip-Flop

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4021BC 8-Stage Static Shift Register

74F402 Serial Data Polynomial Generator/Checker

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74C14 Hex Schmitt Trigger

54F 74F138 1-of-8 Decoder Demultiplexer

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

Transcription:

74F139 Dual 1-of-4 Decoder/Demultiplexer General Description The F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four minterms of two variables. Ordering Code: Features Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. April 1988 Revised September 2000 Multifunction capability Two completely independent 1-of-4 decoders Active LOW mutually exclusive outputs Order Number Package Number Package Description 74F139SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 74F139SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74F139PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74F139 Dual 1-of-4 Decoder/Demultiplexer Logic Symbols Connection Diagram Truth Table IEEE/IEC Inputs Outputs E A 0 A 1 O 0 O 1 O 2 O 3 H X X H H H H L L L L H H H L H L H L H H L L H H H L H L H H H H H L H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial 2000 Fairchild Semiconductor Corporation DS009479 www.fairchildsemi.com

74F139 Unit Loading/Fan Out U.L. Input I IH /I IL Pin Names Description HIGH/LOW Output I OH /I OL A 0, A 1 Address Inputs 1.0/1.0 20 µa/ 0.6 ma E Enable Inputs (Active LOW) 1.0/1.0 20 µa/ 0.6 ma O 0 O 3 Outputs (Active LOW) 50/33.3 1 ma/20 ma Functional Description The F139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A 0 A 1 ) and provides four mutually exclusive active LOW Outputs (O 0 O 3 ). Each decoder has an active LOW enable (E). When E is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network. FIGURE 1. Gate Functions (each half) Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Storage Temperature 65 C to +150 C Ambient Temperature under Bias 55 C to +125 C Junction Temperature under Bias 55 C to +150 C V CC Pin Potential to Ground Pin 0.5V to +7.0V Input Voltage (Note 2) 0.5V to +7.0V Input Current (Note 2) 30 ma to +5.0 ma Voltage Applied to Output in HIGH State (with V CC = 0V) Standard Output 0.5V to V CC 3 STATE Output 0.5V to +5.5V Current Applied to Output in LOW State (Max) twice the rated I OL (ma) ESD Last Passing Voltage (Min) 4000V Recommended Operating Conditions Free Air Ambient Temperature Supply Voltage 0 C to +70 C +4.5V to +5.5V Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. 74F139 DC Electrical Characteristics Symbol Parameter Min Typ Max Units V CC Conditions V IH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V IL Input LOW Voltage 0.8 V Recognized as a LOW Signal V CD Input Clamp Diode Voltage 1.2 V Min I IN = 18 ma V OH Output HIGH Voltage 10% V CC 2.5 I OH = 1 ma V Min 5% V CC 2.7 I OH = 1 ma V OL Output LOW Voltage 10% V CC 0.5 V Min I OL = 20 ma I IH Input HIGH Current 5.0 µa Max V IN = 2.7V I BVI Input HIGH Current Breakdown Test 7.0 µa Max V IN = 7.0V I CEX Output HIGH Leakage Current 50 µa Max V OUT = V CC V ID Input Leakage Test I ID = 1.9 µa 4.75 V 0.0 All Other Pins Grounded I OD Output Leakage Circuit Current V IOD = 150 mv 3.75 µa 0.0 All Other Pins Grounded I IL Input LOW Current 0.6 ma Max V IN = 0.5V I OS Output Short-Circuit Current 60 150 ma Max V OUT = 0V I CC Power Supply Current 13 20 ma Max AC Electrical Characteristics T A = +25 C T A = 0 C to +70 C V CC = +5.0V V CC = +5.0V Symbol Parameter C L = 50 pf C L = 50 pf Min Typ Max Min Max t PLH Propagation Delay 3.5 5.3 7.5 3.0 8.5 t PHL A 0 or A 1 to O n 4.0 6.1 8.0 4.0 9.0 t PLH Propagation Delay 3.5 5.4 7.0 3.5 8.0 t PHL E 1 to O n 3.0 4.7 6.5 3.0 7.5 Units ns ns 3 www.fairchildsemi.com

74F139 Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 74F139 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D 5 www.fairchildsemi.com

74F139 Dual 1-of-4 Decoder/Demultiplexer Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com