AUDIO PROCESSOR with Input Selector

Similar documents
NJW1141M AUDIO PROCESSOR

AUDIO PROCESSOR with Subwoofer Output

NJW1146A. Audio Processor with BBE PACKAGE OUTLINE

4-Channel Electronic Volume with Input Selector. Available for using four chips on same serial bus line

Designated client product

4.1-channel Electronic Volume with 3 Band Equalizer

NJW CHANNEL ELECTRONIC VOLUME

NJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM

TEA6422 BUS-CONTROLLED AUDIO MATRIX

UNISONIC TECHNOLOGIES CO., LTD U2429

Io=500mA LDO with Reset function

TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR WITH AGC PS1 AGC LP L-IN1 R-IN1 L-IN2 R-IN2 L-IN3 R-IN3 L-IN4 R-IN4 L-IN5 R-IN5 L-MUX

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

DESCRIPTION FEATURES APPLICATIONS. Audio Processor IC

TDA7442 TDA7442D TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR 1 FEATURES 2 DESCRIPTION. Figure 1. Packages

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

I2 C Compatible Digital Potentiometers AD5241/AD5242

PART TEMP RANGE PIN-PACKAGE

TDA7439DS. Three-band digitally-controlled audio processor. Features. Description

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

SGM48753 CMOS Analog Switch

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

RT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information.

TDA7429L 3 BAND EQUALIZER AUDIO PROCESSOR WITH SUBWOOFER CONTROL

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

Obsolete Product(s) - Obsolete Product(s)

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Obsolete Product(s) - Obsolete Product(s)

PI4GTL bit bidirectional low voltage translator

Maxim Integrated Products 1

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

74HC4067; 74HCT channel analog multiplexer/demultiplexer

DIGITALLY CONTROLLED AUDIO PROCESSOR

LV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Description. For Fairchild s definition of Eco Status, please visit:

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

Maintenance/ Discontinued

Digital Temperature Sensor and Thermal Watchdog with 2-Wire Interface

ADC Bit, 50MHz Video A/D Converter

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

unit:mm 3006B-DIP

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

UNISONIC TECHNOLOGIES CO., LTD TDA7269

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

S-1000 Series ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR. Features. Applications. Packages. Seiko Instruments Inc. 1.

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

TDA7342 DIGITALLY CONTROLLED AUDIO PROCESSOR

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

HIGH SPEED TRANSISTOR OPTOCOUPLERS

74HC4051; 74HCT channel analog multiplexer/demultiplexer

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

74VHC123A Dual Retriggerable Monostable Multivibrator

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

2Ω, Quad, SPST, CMOS Analog Switches

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Maintenance/ Discontinued

UNISONIC TECHNOLOGIES CO., LTD U74AHC1G66

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

SGM nA, Non-Unity Gain, Dual Rail-to-Rail Input/Output Operational Amplifier

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

HIGH SPEED TRANSISTOR OPTOCOUPLERS

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

2-Phase Stepper Motor Unipolar Driver ICs

DESCRIPTIO. LTC SMBus/I 2 C Accelerator* FEATURES APPLICATIO S TYPICAL APPLICATIO

DATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.

PT W/CH Stereo Filter-free Class-D Audio Power Amplifier

Features Y Wide analog input voltage range g6v. Y Low on resistance 50 typ (VCC V EE e4 5V) Y Logic level translation to enable 5V logic with g5v

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

MM74HC151 8-Channel Digital Multiplexer

70 mv typ. (2.8 V output product, I OUT = 100 ma)

USB1T20 Universal Serial Bus Transceiver

±1.0% (1.0 V to 1.45 V output product : ±15 mv)

*1. Attention should be paid to the power dissipation of the package when the output current is large.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

System Lens Driver for Digital Still Cameras / Single-lens Reflex Cameras 5ch System Lens Drivers for Digital Still Cameras

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

Transcription:

AUDIO PROCESSOR with Input Selector! GENERAL DESCRIPTION! PACKAGE OUTLINE The NJW1185 is a sound processor with input selector includes all of functions processing audio signal for TV, such as input selector, tone control, balance, volume, and mute functions. Also the NJW1185 includes eala and voice enhancement. NJW1185V The eala reproduces a natural surround sound with clear vocal orientation. And also, voice enhancement gives clear sound such as dialogs. All of internal status and variables are controlled by I 2 C BUS interface.! FEATURES Operating Voltage 7.5 to 13V 6ch Input Selector Tone Control Bass / Treble eala(njrc Original Surround System) Simulated Stereo Voice Enhancement System I 2 C BUS Interface Bi-CMOS Technology Package Outline SSOP32! BLOCK DIAGRAM IN1a IN2a IN3a IN4a IN5a IN6a IN1b IN2b IN3b IN4b IN5b IN6b MONa MONb VOL1 VOL1 VE VE-Fil2 eala & simulated stereo VE-Fil1 eala-fil TONE-La TONE-Ha TONE TONE TONE-Lb TONE-Hb VOL2 VOL2 OUTa OUTb SCL I 2 C Bus Interface Bias SDA Vref CVO CBA CTH CTL GND Vcc - 1 -

! PIN CONFIGURATION 1 INa1 INb1 32 2 INa2 INb2 31 3 INa3 INb3 30 4 INa4 INb4 29 5 6 7 8 9 10 11 12 INa5 INa6 MONa TONE-Ha TONE-La eala-fil CBA OUTa NJW1185 INb5 INb6 MONb TONE - Hb TONE - Lb VE-FIL1 VE-FIL2 OUTb 28 27 26 25 24 23 22 21 13 CVO CTH 20 14 SDA CTL 19 15 SCL Vref 18 16 GND V+ 17 No. Symbol Function No. Symbol Function 1 INa1 Ach input terminal 1 17 V+ Supply voltage terminal 2 INa2 Ach input terminal 2 18 Vref Reference voltage terminal 3 INa3 Ach input terminal 3 19 CTL DAC output terminal for tone control (bass) 4 INa4 Ach input terminal 4 20 CTH DAC output terminal for tone control (treble) 5 INa5 Ach input terminal 5 21 OUTb Bch output terminal 6 INa6 Ach input terminal 6 22 VE-FIL2 Voice Enhancement Filter Capacitor terminal 2 7 MONa Ach monitor output terminal 23 VE-FIL1 Voice Enhancement Filter Capacitor terminal 1 8 TONE-Ha Ach tone control (treble) filter terminal 24 TONE-Lb Bch tone control (bass) filter terminal 9 TONE-La Ach tone control (bass) filter terminal 25 TONE-Hb Bch tone control (treble) filter terminal 10 eala-fil eala Filter Capacitor terminal 26 MONb Bch monitor output terminal 11 CBA Pop Noise Reduction Capacitor for Balance terminal 27 INb6 Bch input terminal 6 12 OUTa Ach output terminal 28 INb5 Bch input terminal 5 13 CVO Pop Noise Reduction Capacitor for Volume terminal 29 INb4 Bch input terminal 4 14 SDA I 2 C data terminal 30 INb3 Bch input terminal 3 15 SCL I 2 C cock terminal 31 INb2 Bch input terminal 2 16 GND Ground terminal 32 INb1 Bch input terminal 1-2 -

! ABSOLUTE MAXIMUM RATING (Ta=25 C) PARAMETER SYMBOL RATING UNIT Supply Voltage V + 15 V Power Dissipation P D ( ) 800 NOTE: EIA/JEDEC STANDARD Test board (76.2x114.3x1.6mm, 2layer, FR-4) mounting Operating Temperature Range Topr -20 to +75 C Storage Temperature Range Tstg -40 to +125 C! ELECTRICAL CHARACTERISTICS ( Ta=25 C, V+=9V, R L=47kΩ, Vin=100mVrms/1kHz unless otherwise specified) Condition PARAMETER SYMBOL Input INa INb Output mw MIN. TYP. MAX. UNIT Operating Voltage V + - - - 7.5 9.0 13.0 V Supply Current I CC No Signal - - - - 13 25 ma Reference Voltage V REF No Signal - - - 4.0 4.5 5.0 V Maximum Input Voltage V IM VOL=-20dB,THD=10% Maximum Output Voltage V OM VOL=0dB, THD=1% - V in OUTb - V in OUTb - V in OUTb 2.8 3.0 - Vrms - 2.5 - Vrms Monitor Output Gain G VMON MON OUT - V in OUTb - 0 - db Channel Balance G CB VOL=0dB - - - -1.5 0.0 1.5 db Balance Boost A BA BST CHS= 0,BAL= 111111 V in V in OUTa -2.0 0.0 2.0 db Balance Cut A BA CUT CHS= 1, BAL= 111111 Vin = 1Vrms V in V in OUTa - - -70 db Balance Boost B BB BST CHS= 1,BAL= 111111 V in V in OUTb -2.0 0.0 2.0 db Balance Cut B BB CUT CHS= 0, BAL= 111111 Vin = 1Vrms V in V in OUTb - - -70 db Total Harmonic Distortion THD Vo=0.5Vrms, BW=400Hz to 30kHz - V in OUTb - - 0.5 % Maximum Gain G VMAX VOL=0dB - V in OUTb -2.0 0.0 2.0 db Minimum Gain G VMIN VOL=MUTE Vin=1Vrms - V in OUTb - - -80 db Cross Talk CT Vin=1Vrms A-Weighted Selected Input : No signal Unselected Inputs : Signal - V in OUTb - - -70 db Channel Separation CS Vin=1Vrms V in - OUTb A-Weighted - V in OUTa - -80-70 db Output Noise Voltage 1 Output Noise Voltage 2 V NO1 V NO2 VOL=0dB A-Weighted VOL=MUTE A-Weighted - - - - - - - - -90 (31.6) -106 (5.0) -85 (56.2) -96 (15.8) dbv (µvrms) dbv (µvrms) BW : Band Width - 3 -

! ELECTRICAL CHARACTERISTICS (Ta=25 C, V+=9V, R L=47kΩ, Vin=100mVrms/1kHz unless otherwise specified) Condition PARAMETER SYMBOL Input INa INb TONE Output High Frequency Boost HF BST BCT= 1 TREB=+15dB, f=10khz - V in OUTb High Frequency Flat HF FLT TREB=0, f=10khz - V in OUTb High Frequency Cut HF CUT BCT= 0 TREB=-15dB, f=10khz - V in OUTb Low Frequency Boost LF BST BCB= 1 BASS=+15dB, f=100hz - V in OUTb Low Frequency Flat LF FLT BASS=0, f=100hz - V in OUTb Low Frequency Cut LF CUT BCB= 0 BASS=-15dB, f=100hz - V in OUTb SURROUND MIN. TYP. MAX. UNIT 12.5 15.0 17.5 db -2.0 0.0 2.0 db - -15.0 - db 12.5 15.0 17.5 db -2.0 0.0 2.0 db - -15.0 - db Surround Gain1 SR GAIN1 f=100hz, SUR1 Surround Effect1 - V in OUTb 8.0 10.0 12.0 db Surround Gain2 SR GAIN2 f=100hz, SUR1 V in - OUTb Surround Effect1 - V in OUTa 5.0 7.0 9.0 db Surround Gain3 SR GAIN3 f=100hz, SUR1 Surround Effect2 - V in OUTb 14.0 16.0 18.0 db Simulated Stereo1 SR SIM1 f=1khz, Simulated Stereo V in V in OUTa 1.0 3.0 5.0 db Simulated Stereo2 SR SIM2 f=1khz, Simulated Stereo V in V in OUTb 1.0 3.0 5.0 db VOICE ENHANCEMENT Condition PARAMETER SYMBOL Input MIN. TYP. MAX. UNIT Output INa INb Voice Enhancement Gain 1 Voice Enhancement Gain 2 Voice Enhancement Gain 3 VE GAIN1 VE GAIN2 VE GAIN3 f=5khz, VE1 V in V in OUTa Voice Enhancement Effect 1 V in V in OUTb f=5khz, VE2 V in V in OUTa Voice Enhancement Effect 2 V in V in OUTb f=5khz, VE3 V in V in OUTa Voice Enhancement Effect 3 V in V in OUTb 3.5 6.0 8.5 db 7.5 10.0 12.5 db 10.5 13.0 15.5 db - 4 -

! TERMINAL DESCRIPTION PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT TERMINAL DC VOLTAGE 1, 32 2, 31 3, 30 4, 29 5, 28 6, 27 INa1,INb1 INa2, INb2 INa3, INb3 INa4, INb4 INa5, INb5 INa6, INb6 Ach Input terminal 1, Bch Input terminal 1 Ach Input terminal 2, Bch Input terminal 2 Ach Input terminal 3, Bch Input terminal 3 Ach Input terminal 4, Bch Input terminal 4 Ach Input terminal 5, Bch Input terminal 5 Ach Input terminal 6, Bch Input terminal 6 48k 2k V + /2 7 26 12 21 MONa MONb OUTa OUTb Ach monitor output terminal Bch monitor output terminal Ach Output terminal Bch Output terminal FB 50 V + /2 8 25 9 24 23 TONE-Ha TONE-Hb TONE-La TONE-Lb VE-FIL1 Ach tone control (treble) filter terminal Bch tone control (treble) filter terminal Ach tone control (bass) filter terminal Bch tone control (bass) filter terminal Voice Enhancement Filter Capacitor terminal 1 FB PIN8,25 : 16k PIN9,23,24:12k PIN8,25 :16k PIN9,23,24:12k V + /2 10 eala-fil eala Filter Capacitor terminal V + /2 FB eala mode : 8k Simulatedstreo mode : 24k - 5 -

! TERMINAL DESCRIPTION PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT TERMINAL DC VOLTAGE 11 19 20 CBA CTL CTH Pop Noise Reduction Capacitor for Balance terminal DAC output terminal for tone control (bass) DAC output terminal for tone control (treble) V + /2 1.4 PIN.11: 24k PIN.19,20:8k 13 CVO Pop Noise Reduction Capacitor for Volume terminal 8k V + /2 0.7 VREG 5V V+ 9V 14 15 SDA SCL 4k I 2 C data terminal I 2 C clock terminal - 8k SCL:GND SDA:ACK 220k 18 Vref Reference voltage terminal V + /2 220k - 6 -

! TERMINAL DESCRIPTION PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT TERMINAL DC VOLTAGE FB 22 VE-FIL2 Voice Enhancement Filter Capacitor terminal 2 V + /2 8k - 7 -

!APPLICATION CIRCUIT C1 0.47µF C31 0.47µF 1 INa1 INb1 32 C2 0.47µF C30 0.47µF 2 INa2 INb2 31 C3 0.47µF C29 0.47µF 3 INa3 INb3 30 C4 0.47µF C28 0.47µF 4 INa4 INb4 29 C5 0.47µF C27 0.47 µf 5 INa5 INb5 28 C6 0.47µF C26 0.47µF 6 INa6 INb6 27 C7 4.7µF C25 4.7 µf + + 7 MONa MONb 26 C8 4.7nF C9 100nF C10 22nF C11 1µF + C12 1µF + C13 1µF + R14 100Ω R15 220Ω 8 9 10 11 12 13 14 15 TONE-Ha TONE-La eala-fil CBA OUTa CVO SDA SCL NJW1185 TONE - Hb TONE - Lb VE-FIL1 VE-FIL2 OUTb CTH CTL Vref 25 24 23 22 21 20 19 18 C24 C23 100nF C22 4.7nF C21 4.7nF C20 1µF + 4.7nF C19 1µF + C18 1µF + C17 1µF + 16 GND V+ 17 + C16 22µF ( ) Separate the I 2 C bus line and Signal line from the following terminals for avoiding digital noise problem and cross talk. Pin No. Symbol Pin No. Symbol 8 TONE-Ha 23 VE-Fil1 9 TONE-La 24 TONE-Lb 10 eala-fil 25 TONE-Hb 22 VE-Fil2 - - ( ) Cross talk performance may be effected by PCB patterning and Input resistor Rin in relation to input impedance. Widen intervals of input lines (1pin to 6pin, 27pin to 32pin) and put guard patterns (ground patterns) among input lines and Monitor outputs (7pin, 26pin) for avoiding cross talk problem. Further, cross talk performance may be effected by input resistor Rin. The recommended Rin value is 20kΩ or less. In consideration of an actual operating condition, please decide Rin values after evaluating. (The NJW1185 input impedances are 48kΩtyp.) - 8 -

!TIMING ON THE I 2 C BUS (SDA,SCL) SDA t f t r t SU:DAT t f t HD:STA t SP t r t BUF SCL t HD:STA t SU:STA t SU:STO S t LOW t HD:DAT t HIGH Sr P S!CHARACTERISTICS OF I/O STAGES FOR I 2 C BUS (SDA,SCL) I 2 C BUS Load Conditions STANDARD MODE : Pull up resistance 4kΩ (Connected to +5V), Load capacitance 200pF (Connected to GND) FAST MODE : Pull up resistance 4kΩ (Connected to +5V), Load capacitance 50pF (Connected to GND) PARAMETER SYMBOL Standard mode Fast mode MIN. TYP. MAX. MIN. TYP. MAX. UNIT Low Level Input Voltage V IL 0.0-1.5 0.0-1.5 V High Level Input Voltage V IH 2.7-5.5 2.7-5.5 V Low level output voltage (3mA at SDA pin) V OL 0-0.4 0-0.4 V Input current each I/O pin with an input voltage between 0.1V DD and 0.9V DDmax I i -10-10 -10-10 µa - 9 -

!CHARACTERISTICS OF BUS LINES (SDA,SCL) FOR I 2 C-BUS DEVICES PARAMETER SYMBOL Standard mode Fast mode MIN. TYP. MAX. MIN. TYP. MAX. UNIT SCL clock frequency f SCL - - 100 - - 400 khz Hold time (repeated) START condition. t HD:STA 4.0 - - 0.6 - - µs Low period of the SCL clock t LOW 4.7 - - 1.3 - - µs High period of the SCL clock t HIGH 4.0 - - 0.6 - - µs Set-up time for a repeated START condition t SU:STA 4.7 - - 0.6 - - µs Data hold time NOTE) t HD:DAT 0 - - 0 - - µs Data set-up time t SU:DAT 250 - - 100 - - ns Rise time of both SDA and SCL signals t r - - 1000 - - 300 ns Fall time of both SDA and SCL signals t f - - 300 - - 300 ns Set-up time for STOP condition t SU:STO 4.0 - - 0.6 - - µs Bus free time between a STOP and START condition t BUF 4.7 - - 1.3 - - µs Capacitive load for each bus line C b - - 400 - - 400 pf Noise margin at the Low level V nl 0.5 - - 0.5 - - V Noise margin at the High level V nh 1 - - 1 - - V NOTE). Data hold time : t HD:DAT C b ; total capacitance of one bus line in pf. Please hold the Data Hold Time (t HD:DAT) to 300ns or more to avoid status of unstable at SCL falling edge. The SDA block in the NJW1185 does not hold data. Add external data-delay-circuit of the SDA terminal, in case of not providing a hold time of at least 300nsec for the SDA in the master device. The time-consists of the data-delay-circuit of the SDA terminal are as follows. (a) Low level! High level : (b) High level! Low level : T LH R P*C D T HL R D*C D In addition, Schottky barrier diode (SBD) influences a Low level at the Acknowledge. Therefore choose the low forward voltage (Vf) as much as possible. V DD R P R P SCL MASTER SBD SDA NJW1185 R D C D - 10 -

!DEFINITION OF I 2 C REGISTER I 2 C BUS FORMAT MSB LSB MSB LSB MSB LSB S Slave Address A Select Address A Data A P 1bit 8bit 1bit 8bit 1bit 8bit 1bit 1bit S: Starting Term A: Acknowledge Bit P: Ending Term SLAVE ADDRESS Slave Address MSB LSB - Hex 1 0 0 0 0 0 0 0 80(h) CONTROL REGISTER TABLE The select address sets each function (Volume, Balance, Tone Control, Surround, Voice Enhancement, Input Selector). The auto increment function cycles the select address as follows. 00H 01H 02H 03H 00H <Write Mode> Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 00H VOL 01H CHS BAL SUR 02H BCB BASS VE 03H BCT TREB SEL CONTROL REGISTER DEFAULT VALUE Control register default value is all 0. Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 00H 0 0 0 0 0 0 0 0 01H 0 0 0 0 0 0 0 0 02H 0 0 0 0 0 0 0 0 03H 0 0 0 0 0 0 0 0 : Don t Care - 11 -

!INSTRUCTION CODE a) MASTER VOLUME SETTING Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 00H VOL VOL Attenuation Level setting (0.33dB / step) The volume control for both Ach and Bch(0.33dB/step). The volume is consisted of volume1 and volume2 and the level is divided into half to each volume1 and volume2. b) BALANCE, SURROUND SETTING Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 01H CHS BAL SUR CHS : Channel select for balance control 0 : Ach Bch is attenuated 1 : Bch Ach is attenuated BAL : Balance control for both Ach and Bch (1dB/step) The balance is consisted of volume1 and volume2. <SUR : Surround Level Setting> Surround Setting D1 D0 Remarks Bypass 0 0 Bypass Simulated Stereo 0 1 Simulated Stereo eala Effect1 1 0 Surround Effect Low(10dB typ.) eala Effect2 1 1 Surround Effect High(16dB typ.) c) TONE CONTROL BASS, VOICE ENHANCEMENT SETTING Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 03H BCB BASS VE Don t Care BCB : Boost cut select for Bass control 0 : Cut 1 : Boost BASS : BASS Level Setting Cut Level : -15 to 0dB(1dB/Step) Boost Level : 0 to +15dB(1dB/Step) <VE : Voice Enhancement Setting> VE Setting D2 D1 Remarks By-Pass 0 0 Bypass VE Effect 1 0 1 Voice Enhancement Effect Low (6dB typ.) VE Effect 2 1 0 Voice Enhancement Effect Mid (10dB typ.) VE Effect 3 1 1 Voice Enhancement Effect High (13dB typ.) Note) Surround, Voice Enhancement mode switch settings The click noise may be generated by changing the Surround, the Voice Enhancement mode. Provide the external circuit for avoiding the click noise on above condition. - 12 -

d) TONE CONTROL TREBLE, INPUT SELECTOR SETTING Select BIT Address D7 D6 D5 D4 D3 D2 D1 D0 4H BCT TREB SEL BCT : Boost cut select for Treble control 0 : Cut 1 : Boost TREB : TREBLE Level Setting Cut Level : -15 to 0dB(1dB/Step) Boost Level : 0 to +15dB(1dB/Step) <SEL : Input Selector Setting> SEL Setting D2 D1 D0 Input 1 0 0 0 Input 2 0 0 1 Input 3 0 1 0 Input 4 0 1 1 Input5 1 0 0 Input6 1 0 1-13 -

!MASTER VOLUME (Select Address : 00H) Gain (db) HEX D7 D6 D5 D4 D3 D2 D1 D0 0 FF 1 1 1 1 1 1 1 1-1 FC 1 1 1 1 1 1 0 0-2 F9 1 1 1 1 1 0 0 1-3 F6 1 1 1 1 0 1 1 0-4 F3 1 1 1 1 0 0 1 1-5 F0 1 1 1 1 0 0 0 0-6 ED 1 1 1 0 1 1 0 1-7 EA 1 1 1 0 1 0 1 0-8 E7 1 1 1 0 0 1 1 1-9 E4 1 1 1 0 0 1 0 0-10 E1 1 1 1 0 0 0 0 1-11 DE 1 1 0 1 1 1 1 0-12 DB 1 1 0 1 1 0 1 1-13 D8 1 1 0 1 1 0 0 0-14 D5 1 1 0 1 0 1 0 1-15 D2 1 1 0 1 0 0 1 0-16 CF 1 1 0 0 1 1 1 1-17 CC 1 1 0 0 1 1 0 0-18 C9 1 1 0 0 1 0 0 1-19 C6 1 1 0 0 0 1 1 0-20 C3 1 1 0 0 0 0 1 1-21 C0 1 1 0 0 0 0 0 0-22 BD 1 0 1 1 1 1 0 1-23 BA 1 0 1 1 1 0 1 0-24 B7 1 0 1 1 0 1 1 1-25 B4 1 0 1 1 0 1 0 0-26 B1 1 0 1 1 0 0 0 1-27 AE 1 0 1 0 1 1 1 0-28 AB 1 0 1 0 1 0 1 1-29 A8 1 0 1 0 1 0 0 0-30 A5 1 0 1 0 0 1 0 1-31 A2 1 0 1 0 0 0 1 0-32 9F 1 0 0 1 1 1 1 1-33 9C 1 0 0 1 1 1 0 0-34 99 1 0 0 1 1 0 0 1-35 96 1 0 0 1 0 1 1 0-36 93 1 0 0 1 0 0 1 1-37 90 1 0 0 1 0 0 0 0-38 8D 1 0 0 0 1 1 0 1-39 8A 1 0 0 0 1 0 1 0-40 87 1 0 0 0 0 1 1 1-41 84 1 0 0 0 0 1 0 0-42 81 1 0 0 0 0 0 0 1 VOL - 14 -

!MASTER VOLUME (Select Address : 00H) Gain (db) HEX D7 D6 D5 D4 D3 D2 D1 D0-43 7E 0 1 1 1 1 1 1 0-44 7B 0 1 1 1 1 0 1 1-45 78 0 1 1 1 1 0 0 0-46 75 0 1 1 1 0 1 0 1-47 72 0 1 1 1 0 0 1 0-48 6F 0 1 1 0 1 1 1 1-49 6C 0 1 1 0 1 1 0 0-50 69 0 1 1 0 1 0 0 1-51 66 0 1 1 0 0 1 1 0-52 63 0 1 1 0 0 0 1 1-53 60 0 1 1 0 0 0 0 0-54 5D 0 1 0 1 1 1 0 1-55 5A 0 1 0 1 1 0 1 0-56 57 0 1 0 1 0 1 1 1-57 54 0 1 0 1 0 1 0 0-58 51 0 1 0 1 0 0 0 1-59 4E 0 1 0 0 1 1 1 0-60 4B 0 1 0 0 1 0 1 1-61 48 0 1 0 0 1 0 0 0-62 45 0 1 0 0 0 1 0 1-63 42 0 1 0 0 0 0 1 0-64 3F 0 0 1 1 1 1 1 1-65 3C 0 0 1 1 1 1 0 0-66 39 0 0 1 1 1 0 0 1-67 36 0 0 1 1 0 1 1 0-68 33 0 0 1 1 0 0 1 1-69 30 0 0 1 1 0 0 0 0-70 2D 0 0 1 0 1 1 0 1-71 2A 0 0 1 0 1 0 1 0-72 27 0 0 1 0 0 1 1 1-73 24 0 0 1 0 0 1 0 0-74 21 0 0 1 0 0 0 0 1-75 1E 0 0 0 1 1 1 1 0-76 1B 0 0 0 1 1 0 1 1-77 18 0 0 0 1 1 0 0 0-78 15 0 0 0 1 0 1 0 1-79 12 0 0 0 1 0 0 1 0-80 0F 0 0 0 0 1 1 1 1-81 0C 0 0 0 0 1 1 0 0-82 09 0 0 0 0 1 0 0 1-83 06 0 0 0 0 0 1 1 0-84 03 0 0 0 0 0 0 1 1 Mute 00 0 0 0 0 0 0 0 0 VOL : Default Value - 15 -

!BALANCE (Select Address : 01H) Channel Select (CHS) D7 Ach(Bch is attenuate) 0 Bch(Ach is attenuate) 1 BAL Gain(dB) D6 D5 D4 D3 D2 0 0 0 0 0 0-1 0 0 0 0 1-2 0 0 0 1 0-3 0 0 0 1 1-4 0 0 1 0 0-5 0 0 1 0 1-6 0 0 1 1 0-7 0 0 1 1 1-8 0 1 0 0 0-9 0 1 0 0 1-10 0 1 0 1 0-11 0 1 0 1 1-12 0 1 1 0 0-13 0 1 1 0 1-14 0 1 1 1 0-15 0 1 1 1 1-16 1 0 0 0 0-17 1 0 0 0 1-18 1 0 0 1 0-19 1 0 0 1 1-20 1 0 1 0 0-21 1 0 1 0 1-22 1 0 1 1 0-23 1 0 1 1 1-24 1 1 0 0 0-25 1 1 0 0 1-26 1 1 0 1 0-27 1 1 0 1 1-28 1 1 1 0 0-29 1 1 1 0 1-30 1 1 1 1 0 Mute 1 1 1 1 1 : Default Value - 16 -

!Tone Control(Bass Setting) (Select Address : 02H) Bass BCB Cut or Boost D7 Cut 0 Boost 1 BASS Cut Gain(dB) Boost Gain(dB) D6 D5 D4 D3-15 15 1 1 1 1-14 14 1 1 1 0-13 13 1 1 0 1-12 12 1 1 0 0-11 11 1 0 1 1-10 10 1 0 1 0-9 9 1 0 0 1-8 8 1 0 0 0-7 7 0 1 1 1-6 6 0 1 1 0-5 5 0 1 0 1-4 4 0 1 0 0-3 3 0 0 1 1-2 2 0 0 1 0-1 1 0 0 0 1 0 0 0 0 0 0 : Default value - 17 -

!TONE CONTROL TREBLE (Select Address : 03H) Treble Cut or Boost BCT D7 Cut 0 Boost 1 Cut Gain(dB) Boost Gain(dB) TREB D6 D5 D4 D3-15 15 1 1 1 1-14 14 1 1 1 0-13 13 1 1 0 1-12 12 1 1 0 0-11 11 1 0 1 1-10 10 1 0 1 0-9 9 1 0 0 1-8 8 1 0 0 0-7 7 0 1 1 1-6 6 0 1 1 0-5 5 0 1 0 1-4 4 0 1 0 0-3 3 0 0 1 1-2 2 0 0 1 0-1 1 0 0 0 1 0 0 0 0 0 0 : Default value [CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights. - 18 -

2024 © sciencedocbox.com Privacy Policy | Terms of Service | Feedback