SIMULATION OF III-V DEVICES SEMI-INSULATING MATERIALS CENTRE NATIONAL D'ETUDES DES TELECOMMUNICATIONS LANNION - FRANCE

Similar documents
Autoadaptative Mesh Refinement

GaN based transistors

Semiconductor Physics fall 2012 problems

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Semiconductor Junctions

Spring Semester 2012 Final Exam

Schottky diodes. JFETs - MESFETs - MODFETs

n N D n p = n i p N A

Chapter 7. The pn Junction

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Semi-insulating SiC substrates for high frequency devices

Semiconductor Physics fall 2012 problems

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Classification of Solids

Lecture 04 Review of MOSFET

Session 6: Solid State Physics. Diode

Electrical Characteristics of MOS Devices

8. Schottky contacts / JFETs

MOS Capacitors ECE 2204

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Effective masses in semiconductors

Time-dependent Monte Carlo Simulation

Lecture 1. OUTLINE Basic Semiconductor Physics. Reading: Chapter 2.1. Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations

Semiconductor Physics Problems 2015

Current mechanisms Exam January 27, 2012

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Session 0: Review of Solid State Devices. From Atom to Transistor

Introduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India

Electron Energy, E E = 0. Free electron. 3s Band 2p Band Overlapping energy bands. 3p 3s 2p 2s. 2s Band. Electrons. 1s ATOM SOLID.

FIELD-EFFECT TRANSISTORS

The Devices: MOS Transistors

Electrical Characteristics of Multilayer MoS 2 FET s

MOSFET: Introduction

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Review of Semiconductor Fundamentals

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.

MOS CAPACITOR AND MOSFET

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

CLASS 12th. Semiconductors

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Section 12: Intro to Devices

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Section 12: Intro to Devices

Solid State Physics SEMICONDUCTORS - IV. Lecture 25. A.H. Harker. Physics and Astronomy UCL

Surfaces, Interfaces, and Layered Devices

B12: Semiconductor Devices

EE5311- Digital IC Design

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EECS130 Integrated Circuit Devices

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

3. Consider a semiconductor. The concentration of electrons, n, in the conduction band is given by

Schottky Rectifiers Zheng Yang (ERF 3017,

Lecture #27. The Short Channel Effect (SCE)

Fig The electron mobility for a-si and poly-si TFT.

V BI. H. Föll: kiel.de/matwis/amat/semi_en/kap_2/backbone/r2_2_4.html. different electrochemical potentials (i.e.

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 7: Extrinsic semiconductors - Fermi level

Semiconductor Physics and Devices

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

Metal Semiconductor Contacts

1. The MOS Transistor. Electrical Conduction in Solids

Lecture 12: MOS Capacitors, transistors. Context

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Semiconductor device structures are traditionally divided into homojunction devices

PHYS208 p-n junction. January 15, 2010

EC/EE DIGITAL ELECTRONICS

Surfaces, Interfaces, and Layered Devices

Enhancement of Ionization Efficiency of Acceptors by Their Excited States in Heavily Doped p-type GaN and Wide Bandgap Semiconductors

ECE 497 JS Lecture - 12 Device Technologies

EECS130 Integrated Circuit Devices

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

8.1 Drift diffusion model

an introduction to Semiconductor Devices

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

* motif: a single or repeated design or color

Extensive reading materials on reserve, including

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

PN Junction. Ang M.S. October 8, Maxwell s Eqautions Review : Poisson s Equation for PNJ. Q encl S. E ds. σ = dq ds. ρdv = Q encl.

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

David J. Starling Penn State Hazleton PHYS 214

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

Quiz #1 Practice Problem Set

Chapter 1 Overview of Semiconductor Materials and Physics

Semiconductor Physics. Lecture 3

Basic cell design. Si cell

Review of Semiconductor Physics

This is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.

CME 300 Properties of Materials. ANSWERS: Homework 9 November 26, As atoms approach each other in the solid state the quantized energy states:

The Semiconductor in Equilibrium

ELECTRONIC DEVICES AND CIRCUITS SUMMARY

Transcription:

494 SIMULATION OF III-V DEVICES SEMI-INSULATING MATERIALS S. MOTTET, J.E. VIALLET CENTRE NATIONAL D'ETUDES DES TELECOMMUNICATIONS 22300 LANNION - FRANCE ABSTRACT : Semi-insulating materials are commonly used in III.V components. Semi-insulating doping density comes out the equilibrium of high density deep centers with the free carriers. The transport equation set is completed to describe the semi-insulating materials behavior. GaAs IET active layer on SI substrates and GalnAs active layer on InP SI substrate are presented. GalnAs/InP JFET is simulated. 1 - INTRODUCTION Devices using III-V materials are often elaborated on semi-insulating substrates either for discrete components or integrated circuits. The semi-insulating material is used for its high resistivity characteristics and insulating properties. Fied effect transistors have an n. doped active layer vhich is either realized by epitaxy or direct implantation of the semi insulating substrate. The FET's characteristics would mainly be related to the FET geometry if the semi insulating material had a perfect dielectric behaviour. This is often assumed. But it is also well known that a space charge region exists between the active layer and the semi insulating substrate. The space charge region extension depends on the component bias. Therefore the effective active layer thickness depends on the equilibrium between the active layer and the serai insulating material. The first effect is to decrease the thickness of the active layer when increasing drain-source bias (Vds), which is a critical matter when considering the pinch off behaviour.

495 As far as integrated circuits are concerned, a second effect is related to the influence of neighbouring components bias, through the semi insulating material, on the equilibrium of a component. This effect is known as sidegating. When simulating FET's the influence of the semi insulating material must not be neglected. Now a days III-V FET's are either GaAs MESFET's on GaAs semi insulating material or GalnAs JFET's on InP serai insulating substrate. In both cases the SI materials are obtained by compensation of shallow residual impurities by one or a few deep levels in relatively high densities. The ionization of the deep centers results from the equilibrium with the free carriers densities and therefore depends on the applied bias. From a numerical point of view this means that the doping concentration is not a constant. In previous papers (l,2)we have shown that the electrochemical and electrostatic potentials are a most adequate set of variables to describe heterostructures. This representation is well adapted to compute low substrate current for which accurate methods are needed. The impurity concentrations in the SI material are some io 15-10 17 cm" 3 whereas the carrier densities are as low as 10 G - 10 8 cm". 3 We shall describe the interface equilibrium either for an n GaAs on SI GaAs and for a GalnAs layer on SI InP, in one dimensional simulation and for a bidimensional FET simulation. The transport equation set is summarized below. 2 - TRANSPORT EQUATION SET The steady state transport equation set is : div e grad ({> = q(n-p-c) (1) div np erad 6 = -U (2) n n div pii erad A = U (3) P P a where E fn - q< > n and E f p " " ^p are the electrochemical potentials. C is the doping density which depends on the deep impurities ionisation in the case of largely compensated semiconductors such as semi insulating-materials. c II N n " "I ' For a 8 iven center» depending on the type C n + C pi Nl - N A 2 (4) ''A "A K - % C n (n+ni) + C (p+pj) C p + C nj EL - < 5 > C n (n+ni) + C (p+pi)

496 where C = a v o the capture cross section tne C = o v v thermal velocity P P P n,p We have establish that in Fermi-Dlrac statistics nj = n exp[(e T -E fn )/kt], P1 = p exp[(e f -E T )/kt] (6) where Ej is the energy level of the center in the band gap. In the Maxwell-Boltzmann approximation it becomes: nj - N c exp[-ae T /kt], pi = N v ex P C(-E g +AE T )/kt] AE T - E c ~E T To solve the non linear Poisson equation, it is necessary to define the following differential quantities. D = { C n (n+n t ) + C (p+pj) } & = V (C n"l + V )C n If " < C n" * C ppl )C p f )/D (7) fjj - N D { (C pp1 + C n n)c p E. - ( CpP If -!<#-#> + C nni )C n fj }/ D(8) By writing ^ = ^, 0 + 6$, <t><, written in the following way : Poisson equation can be div c grad 6* - q( 2- - Jj - )6«, - -div e g?ad * e ^(n-p-c) and solved by the same method used as if C was constant. 3 - APPLICATIONS 3.1 - GaAs semi-insulating substrate The GaAs SI material commonly used is obtained from a residual donor doped material compensated by the chromium deed level (E T =E c -.72 ev). The Cr density can vary from 10l cm~3 for low doped substrate up to 1017 Another type of SI material can be found which is called the "undoped" SI material. The undoped material is in fact a residual acceptor doped material compensated by the E12 deep donor level defect centers (E T =E c -.7eV ). For GaAs MESFET's, in both cases the active layer is obtained either by epitaxy or direct implantation. To understand the difference of behaviour of the interface space charge region between the active layer and the two different SI substrates let us

497 consider a 10l7cm~3 uniformly doped n layer and a uniform substrate in an unidimensional model. For the sake of simplicity we have neglected impurity redistribution profiles. The SI substrate is 10 um thick. For both substrates the residual doping densities is 5.10l5 cm -3 (donnor or acceptor) and the deep center densities is 5.1016 cm-3. The ratio of capture coefficients is Cn/Cp=.1 for deep acceptors and 10 for deep donnors. The band diagram and the density profiles at the interface for Cr doped SI at thermal equilibrium are plotted on figures 1 and 2. On the SI side of the depleted layer the charge density corresponds to the total Cr density, that is to say 5.10l6 j since the Cr level is below the Fermi level and Cr is fully ionized. On figures 3 and 4 same representation is done of the undoped SI case. On the SI side of the interface, due to the donor type of the deep level, E12 is not ionized so that the charge density corresponds to that of the residual acceptor density (5.10l5 C m~ 3 ). ov SIC Cr ) V- 0 V J- 2.7E-H4 FVcmH 1 1 1 ' 1 E /"" c / > 1 > ' --t 1 1 / E f /E V V,.!.. - < 1,. Fig. 1 : Chromium deep acceptor level in the interface junction at thermodynamic equilibrium in GaAs.

498 Fig. 2 : Density profiles at the interface junction for chromium compensated GaAs SI. SIC EL2 ) V- 0 V J- 7.BE-34 R/cm2 microns Fig. 3 : EL2 deep donor level in the interface junction at thermodynamic equilibrium in GaAs.

499 Fig. 4 : Density profiles at the interface junction for EL2 compensated GaAs SI. It can be first concluded that the space charge region preferantially extends in the undoped SI rather than in the Cr doped SI and thus less decreases the effective active layer thickness. On under operation FET, the source and substrate are connected to ground, whereas the drain is positively biased. Let us look at what occurs when the n type layer is positively biased. On figure 5 the band structure of the Cr SI case is plotted for a 5 V bias. The whole voltage drop is located in the space charge region, which implies an extension of this space charge both in the SI material and in the active layer. The active layer thickness thus decreases. In the undoped SI case, described on figure 6, for the same bias conditions, the voltage drop spreads through the whole of Che SI material which behaves as a resistance. No extension of the space charge region is found. But, if in the case of the Cr doped SI the computed leakage current was 2.10-9 A/cm2, the leakage current is now 10^ time greater for the undoped SI case. Whether this current is negligeable or not depend on the structure of the device and its application.

500 SIC Cr ) 2. 0E-09 (Vcm2 microns 5 : Behavior of the n-sj structure under 5V reverse bias for Cr in GaAs. SIC EL2 ) V 5 V J- 2.2E-0S IVcm2, 1 mi crons Fig.6 : Behavior of the n-si structure under 5V reverse' bias for EL2 in GaAs.

501 3.2 - InP serai-insulating substrate The InP serai insulating material commonly used is obtained from a residual donor doped material compensated by Iron (Fe) deep acceptor level (E^E - 0.56eV). In that case the active layer consist of an epitaxial GalnAs layer leading to a heterojunction. The description of the band structure at thermal equilibrium and under a 2 V bias is given on figures 7 and 8. The thickness of the SI substrate is 10 um. It can be seen on fig. 8 that this type of structure behaves in an intermediate way to the Cr doped an EL2 GaAs SI. That is to say half of the bias increases the space charge region while the other half is spread over the 10 ^m of substrate. The respective extension into the active layer and into the SI material depends on the ratio of the active layer doping and iron density. SICFe) V- 0.0E+00 V J- 1.4E-22 R/cma ev / y E f. s / E fe electrostatic potential E c, -J I V Ev ' : 1.... 1. L_ 0.2.4.6.B 1 ml cron Fig. 7 : Fe deep acceptor in the interface heterojunction at thermodynamic equilibrium in InP.

502 Fig.8 : Behavior of the GalnAs InP SI structure under 2V reverse bias. ml cron 3.3 - FET bidimensionnal simulation including semi-insulating substrate As an example we simulate a scholar JFET which consists of a 10 17 cm -3 GalnAs n layer on a Fe InP SI substrate. The junction under the gate is obtained by a 10 1? cm -3 p layer. Geometry of the device is given figure 9. The three dimmensional representation of the electrostatic potential surface, at thermal equilibrium is given on figure 10. The corresponding electron density surface is described Figll. It must be pointed out that these surfaces distort the real geometric dimensions of the device. The non uniform mesh is here described by representing each cell of the mesh by an equal projected surface. The location of space charge regions can be seen on these figures.

^zzzzzzzzzzr n GalnAs 503 G p GalnAs l.lu, r 0.35u VM»#M»»M z Q-25u 10ji SI InP 3.4u Fig. 9 : Structure of the- simulated JFET. -).54E:+OO 5. 16E+00 0kk $ I'i'lj m wmm\ sltiilwslun'i i aseji5ss3e3sg gjiijiiiij'lisj^ M$r Fig. 10 : Electrostatic potential map at thermodynamic equilibrium.

504 I.OOE+I; 5. 12E+CM Fig. 11 : Electron density map at the thermodynamic equilibrium The JFET is now biased under saturation conditions with Vds=1.5 V. The electrostatic potential, plotted figure 12, shows the extension of the space charge region, below the drain, into the SI substrate. So as to unterstand the behaviour of the component, the amplitude of the norm of the electric field surface has been drawned on figure 13. It shows the major high field areas corresponding to the space charge region and their respective importance. We can then understand that the channel thickness is controlled both by the gate space charge region and by the interface space charge region. The small "high electric field " region at the drain side of the channel describes saturation. The next figure 14 shows the electron density surface on which we can see the accumulation depletion of electron density at the exit of the channel; as well as the extension of the space charge region under the drain which leads to a decrease of the effective active layer width. On figure 15 is plotted the doping density which corresponds to the total ionized impurity density. It can be remarked, the totaly ionized region of the SI under the drain corresponding to the extend of the space charge region.

-3.CME+00-5. I6E+00 Fig. 12 : Electrostatic potential map for V = 1.5V I/O I. 52E+05 0.00E+00 Fig. 13 : Amplitude of the electric field for V DS = 1.5V. map

506 l.cme+17 K50E-12 tl ^Sf- Fig. 14 : Electron density map for V Dg = 1.5V. l.ooe+l? -I.OOE+i? Fig. 15 : Net ionized impurity density for v V - = 1 5V KU DS

507 4 - CONCLUSION We have shown that III.V FET simulation must take into account the semi-insulating substrate behaviour. The semi insulating material equilibrium model is simple enough to be included in the general transport set of equation using the electrochemical and electrostatic potentials representation REFERENCES 1. VIALLET J.E. and MOTTET S. "Heterojunction under Fermi-Dirac statistics : general set of equations and steady state numerical methods", in : NASECODE IV Conference, Dublin, Ireland, p. 530-535, 1985. 2. MOTTET S. and VIALLET J.E. "Specific simulation problem related to III.V compounds : semi-insulating materials", in : NASECODE IV Conference, Dublin, Ireland, p. 436-441, 1985.