FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

Similar documents
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.

FREEDOM KL26Z. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft. * MCU Pin assignments changed for Feb/18/13 Alistair Pins 57-64

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions Rev Description X1 A. Designer J.Sanchez J.Sanchez B Initial Release J.Sanchez. Prototype C A U T I O N :

FREEDOM K64F. Revisions & Change Log. 4 OpenSDA INTERFACE 5 ARDUINO SHIELDS & COMBO SENSOR 6 SD CARD / RF - WIFI / BLUETOOTH 7 RMII.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

NXP Automotive S12ZVMBEVB C U S T O M E R E V B

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Quickfilter Development Board, QF4A512 - DK

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

MSP430F16x Processor

Table of Contents 1 TITLE PAGE

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

Revisions. Prototype Release J.H. 21 May 12

MPC5777C-416DS. 2 Notes 3 Power 5 CONTROLLER I/O 6 RESET, JTAG, NEXUS & UART 7 MB CONNECTOR 4 CONTROLLER POWER. Rev. Description Date Approved

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

HF SuperPacker Pro 100W Amp Version 3

MT9V128(SOC356) 63IBGA HB DEMO3 Card

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

Reference Schematic for LAN9252-HBI-Multiplexed Mode

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

USB INTERFACE PAGE 6 ADS4449/ADS58H40 INTERFACE CONNECTOR TO TSW1400 PAGE 7

All use SMD component if possible

Channel V/F Converter

SVS 5V & 3V. isplsi_2032lv

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

1. Changes made as per TRD (Reference Design-27514) 2. Added a Filter Bead L209 to VSS_LV_NEXUS. Initial PPL Release. 15 Mar 13.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

USB INTERFACE PAGE 6 INTERFACE CONNECTOR TO TSW1400 PAGE 7

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

Renesas Starter Kit for RL78/G13 CPU Board Schematics

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

RTL8211DG-VB/8211EG-VB Schematic

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

General Description. Features. Kit Contents. MAX32660 EV System Photo

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

DO NOT POPULATE FOR 721A-B ASSY TYPE

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

AKD4554-E Evaluation board Rev.0 for AK4554

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Stellaris Family Development Board

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

P&E Embedded Multilink Circuitry

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CONTENTS: REVISION HISTORY: NOTES:

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

Transcription:

Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate R, R, R, R for production version Sep, hange all -Pin Jumpers to mm pitch dd one Jumper between R, R, R, R, R, R, RG LE Power and PV for power disconnection in low power test dd one Jumper between R, R and PV for power disconnection in low power test hange R, R to Jumper J, J hange R, R to Jumper J, J hange R, R to Jumper J, J Remove SPI Flash U ec, Remove R Pouplate J, J and J Remove cut-short of J and J ec, FRM-KLZ utomotive, Industrial & Multi- market Solutions Group William annon rive West ustin, TX - This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale. esigner: rawn by: pproved: IP lassification: FP: FIUO: PUI: X rawing Title: FRM-KLZ TITLE PGE Size ocument Number Rev SH- PF: SPF- Monday, ecember, ate: Sheet o f

IP lassification: FP: FIUO: PUI: X rawing Title: FRM-KLZ LOK IGRM Size ocument Number Rev SH- PF: SPF- Monday, ecember, ate: Sheet o f

G PV_KLZ J HR X J HR X U Push uttons PV_JMP PV_JMP R R K K SW NMI_UTTON LLWU_UTTON TLFQG PT PT.UF.UF SW TLFQG (pg) URT_RX_TGTMU (pg) URT_TX_TGTMU -URT_RX PT -URT_TX PT J- PT NMI_UTTON J HR X INT_EL INT_EL (pg) SW_IO_TGTMU PT R PT (pg,) PT PV_JMP J HR X PT PT PT PT PT PT (pg,) PT (pg,) PT R KL_SW_LK -TPM_H -TPM_H -LE_LUE/TPM_H EXTL_KHZ XTL_KHZ RST_K_ R K R K -I_SL/_SE -I_S/_SE J- J- J- J- LE_RE/J- LE_GREEN/J- LLWU_UTTON PT/SW_LK/TPM_H PT/URT_RX/TPM_H PT/URT_TX/TPM_H PT/SW_IO/I_SL/TPM_H PT/NMI/I_S/TPM_H PT/US_LKIN/TPM_H PT/TPM_H PT/TPM_H PT/EXTL/URT_RX/TPM_LKIN PT/XTL/URT_TX/TPM_LKIN/LPTMR_LT PT/RESET PT/LLWU_P/_SE/I_SL/TPM_H/SPI_MOSI/SPI_MISO PT/_SE/I_S/TPM_H/SPI_MISO/SPI_MOSI PT/_SE/I_SL/TPM_H PT/_SE/I_S/TPM_H PT/SPI_MOSI/URT_RX/TPM_LKIN/SPI_MISO PT/SPI_MISO/URT_TX/TPM_LKIN/SPI_MOSI PT/TPM_H PT/TPM_H V V V V VREFH VREFL VREFH PV_KLZ.UF.UF.UF.UF.UF.UF NOTE: Place these capacitors near their respective PU pin (VREFH to VREFL and V to VSS).UF.V.UF R REF PV_KLZ R E PV_JMP R K R K TOUH_ TOUH_ PTE PTE PT PT PT J- J- J- J HR X J HR X PT PT PT PT PT PT PT PT PT -_SE -SPI_S -SPI_SK -SPI_MOSI -SPI_MISO -TPM_H/MP_IN -TPM_H/MP_IN J- J- PT/_SE/EXTRG_IN/UIOUS_SOF_OUT/MP_OUT PT/LLWU_P/RT_LKIN/_SE/I_SL/TPM_H PT/_SE/I_S/TPM_H PT/LLWU_P/SPI_SK/URT_RX/TPM_H/LKOUT PT/LLWU_P/SPI_PS/URT_TX/TPM_H/SPI_PS PT/LLWU_P/SPI_SK/LPTMR_LT/MP_OUT PT/LLWU_P/MP_IN/SPI_MOSI/EXTRG_IN/SPI_MISO PT/MP_IN/SPI_MISO/UIOUS_SOF_OUT/SPI_MOSI PT/MP_IN/I_SL/TPM_H PT/MP_IN/I_S/TPM_H PT/I_SL PT/I_S SW ONNETOR PV_KLZ J Slider_ HR X Touch Interface on GPIOs SW_IO_TGTMU SHORTING HEER ON OTTOM LYER Jumper is shorted by a cut-trace on bottom layer. utting the trace will effectively isolate the on-board MU from the OpenS debug interface. HR X J KL_SW_LK SW_LK_TGTMU RST_K_ (pg,) (pg) I_SL I_S EL_RST PV_KLZ J- PT J- PT J- PT J- PT J- PT J- PT -I_S PT -I_SL PT J- PTE J- PTE -_SE PTE -_SE PTE -_SE PTE THER_ THER_ -TPM_H PTE -TPM_H PTE TOUH_ TOUH_ -TPM_H PTE L OHM.UF US_V.UF PT/SPI_PS/TPM_H/FXIO_ PT/_SE/SPI_SK/TPM_H/FXIO_ PT/SPI_MOSI/URT_RX/TPM_H/SPI_MISO/FXIO_ PT/SPI_MISO/URT_TX/TPM_H/SPI_MOSI/FXIO_ PT/LLWU_P/SPI_PS/URT_RX/TPM_H/FXIO_ PT/_SE/SPI_SK/URT_TX/TPM_H/FXIO_ PT/LLWU_P/_SE/SPI_MOSI/URT_RX/I_S/SPI_MISO/FXIO_ PT/SPI_MISO/URT_TX/I_SL/SPI_MOSI/FXIO_ PTE/LKOUTK/SPI_MISO/URT_TX/RT_LKOUT/MP_OUT/I_S PTE/SPI_MOSI/URT_RX/SPI_MISO/I_SL PTE/_P/_SE/SPI_PS/URT_TX/TPM_LKIN/FXIO_ PTE/_P/_SE/TPM_H/URT_TX/FXIO_ PTE/_M/_SE/TPM_H/URT_RX/FXIO_ PTE/_P/_SE/TPM_H/URT_TX/FXIO_ PTE/_M/_SE/TPM_H/URT_RX/FXIO_ PTE/TPM_H/I_SL PTE/TPM_H/I_S PTE/MP_IN/_SEb/TPM_H/TPM_LKIN PTE/_SE/MP_IN/TPM_H/TPM_LKIN/URT_TX/LPTMR_LT PTE/TPM_H US_V US_P US_M VSS VSS VSS VSS PKLZVLH KL_US_SHL KLZ US S I + - VUS S PV_KLZ J TP US MINI- L OHM PV_KL_US KL_US_N R US_M KL_US_P R US_P THERMISTOR PV J HR X J HR X PV_JMP PV_JMP S S L U GSOT-GS EXTL_KHZ KHz LK Y to - Vdiff ~.V to.v (Ta=.V) PV_JMP R.K J, J open in MU low power test OHM RG LE FETURE TP TP R LERG_RE LERG_GREEN R (pg,) PT PT (pg,) PV_JMP R G LERG_LUE R PT (pg,) TP LV-FK-JMFRS XTL_KHZ R M.KHZ PF PF PTE PTE THER_ THER_ R R pf pf THER_P THER_N RT K.UF t R.K IP lassification: FP: FIUO: PUI: X rawing Title: FRM-KLZ KLZ MU Size ocument Number Rev SH- PF: SPF- Monday, ecember, ate: Sheet o f

G U PV_S V.UF V PV_S L PV_S TP T_VT_TP VSS VT JTG_TLK/SW_LK/EZP_LK/TSI_H/PT/URT_TS/URT_OL/FTM_H JTG_TI/EZP_I/TSI_H/PT/URT_RX/FTM_H JTG_TO/TRE_SWO/EZP_O/TSI_H/PT/URT_TX/FTM_H JTG_TMS/SW_IO/TSI_H/PT/URT_RTS/FTM_H NMI/EZP_S/TSI_H/PT/FTM_H/LLWU_P S_JTG_TLK S_JTG_TI S_JTG_TO S_JTG_TMS S_SW_EN R K S_SW_EN S S VUS - + I S S J US MINI- PV_S_US_ONN_VUS S_US_ONN_N S_US_ONN_P U GSOT-GS OHM.UF R R PV_S S_US_N S_US_P R.K S_US_VOUT.UF TP TP PV_S T_EXTL_TP T_XTL_TP TP VREGIN VOUT US_M US_P EXTL XTL EXTL/PT/FTM_FLT/FTM_LKIN XTL/PT/FTM_FLT/FTM_LKIN/LPTMR_LT _SE/TSI_H/PT/I_SL/FTM_H/FTM_Q_PH/LLWU_P _SE/TSI_H/PT/I_S/FTM_H/FTM_Q_PH S_EXTL S_XTL PF S_SW_OE_ Y MHZ PF R S_RST_TGTMU K PV_S J HR X TRGET MU INTERFE SIGNLS RST_K_ (pg,) S_USSHIEL L OHM S_RST_ R K PU/P LOGI: SERIL INTERFE IS LWYS RESET WHEN US PORT IS ISONNETE S_RST_ RESET VSS _SE/TSI_H/PT/SPI_PS/URT_RTS/FTM_H/IS_TX/LLWU_P _SE/MP_IN/TSI_H/PT/SPI_PS/URT_TS/FTM_H/IS_TX_FS MP_IN/PT/SPI_PS/URT_RX/FTM_H/IS_TX_LK/LLWU_P PT/SPI_PS/URT_TX/FTM_H/MP_OUT/LLWU_P PT/SPI_SK/LPTMR_LT/IS_RX/MP_OUT/LLWU_P MP_IN/PT/SPI_SOUT/P_EXTRG/IS_RX_LK/IS_MLK/LLWU_P MP_IN/PT/SPI_SIN/US_SOF_OUT/IS_RX_FS URT_TX_TGTMU URT_RX_TGTMU S_SPI_SK S_SPI_SOUT S_SPI_SIN PV_S PV_S V U LV S_IO URT_TX_TGTMU URT_RX_TGTMU J HR X SW_IO_TGTMU EP PT/SPI_PS/URT_RTS/FTM_H/EWM_IN/LLWU_P _SE/PT/SPI_PS/URT_TS/URT_OL/FTM_H/EWM_OUT _SE/PT/SPI_PS/URT_RX/FTM_H/FTM_FLT/LLWU_P PT/MT_IRO/URT_TX/FTM_H/FTM_FLT LE GREEN S_LE R S_LE_R TP S_PT U U LV S_LK J HR X SW_LK_TGTMU LV MKXVFM OpenS INTERFE PV_S R.K S_US_PV_SENSE TP R K SPRE H buffer PV_S TRGET RESET N OOTLOER PUSH UTTON PV_JMP OpenS INTERFE JTG ONNETOR PV_S TP T SPRE_I_TP R U LV TP T SPRE_O_TP SW EVQ-PEK R K RST_K_.UF PV_S J HR X R K S_JTG_TMS S_JTG_TLK S_JTG_TO S_JTG_TI S_RST_ IP lassification: FP: FIUO: PUI: X rawing Title: FRM-KLZ OpenS interface Size ocument Number Rev SH- PF: SPF- Monday, ecember, ate: Sheet o f

OPTIONL OIN ELL HOLER TP - T + PV_TT uf FLSL- PV J HR X R PV_KLZ RUINO HEERS -URT_RX PT -URT_TX PT -TPM_H PT -TPM_H PTE -TPM_H PT -TPM_H PTE -TPM_H/MP_IN PT -TPM_H/MP_IN PT -TPM_H PTE -TPM_H PT -SPI_S PT -SPI_MOSI PT -SPI_MISO PT -SPI_SK PT FLSL- PV_S P-V_VIN PV_KLZ FLSL- uf U NPSTTG VIN VOUT T PV_VREG uf TP mohm Resistor in layout FLSL- R R R HR X J PV_S REF PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT PT -I_S -I_SL J ON X J ON X I ddress X TP R K R K PV R K TP R PV I_SL I_S ** TP R.K PV SNSR_I_S SNSR_I_S SNSR_YP.UF R.K U SL S S YP MMQ.UF VIO PV V INT INT N N N N N uf.uf * RST R K.UF PV I INERTIL SENSOR R K R R INT_EL INT_EL TP PT PT EL_RST PTE PTE PTE V VR SUPPORT J HR_X N connections, to make compatible with FXOSQ sensor * Populate these components, if FXOSQ sensor is used ** I ddress config option for FXOSQ J ON X IN OUT J ON X I MGNETOMETER P-V_VIN (pg) S_PT (pg,) RST_K_ PV uf uf uf.uf PV_KLZ FLSL- PV_US PV_US PV_S FLSL- uf -_SE PTE -_SE PT -_SE PTE -_SE PTE -I_S/_SE PT -I_SL/_SE PT P_ P_R.UF.UF.UF PV P_ P_R N V VIO PV.UF U SL S INT MG I ddress XE I_SL I_S INT_MG R INT_EL These comps are, if FXOSQ (ccelerometer & magnetometer) sensor is used IN IRUIT TEST PROING TP TP TP EUG HOOK TP IP lassification: FP: FIUO: PUI: X rawing Title: FRM-KLZ I/O Headers and Power Supply Size ocument Number Rev SH- PF: SPF- Monday, ecember, ate: Sheet o f