L2: Combinational Logic Design (Construction and Boolean Algebra)

Similar documents
L2: Combinational Logic Design (Construction and Boolean Algebra)

L2: Combinational Logic Design (Construction and Boolean Algebra)

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Possible logic functions of two variables

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

Combinational Logic (mostly review!)

Boolean cubes EECS150. Mapping truth tables onto cubes. Simplification. The Uniting Theorem. Three variable example

EECS Variable Logic Functions

Part 5: Digital Circuits

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Chapter 2 Combinational logic

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Combinational Logic. Review of Combinational Logic 1

ECE 546 Lecture 10 MOS Transistors

Why digital? Overview. Number Systems. Binary to Decimal conversion

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

Lecture A: Logic Design and Gates

ﻮﻧﺭﺎﮐ ﺔﺸﻘﻧ ﺎﺑ ﻱﺯﺎﺳ ﻪﻨﻴﻬﺑ

Integrated Circuits & Systems

THE INVERTER. Inverter

Digital Integrated Circuits A Design Perspective

Digital Design 2. Logic Gates and Boolean Algebra

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

DC and Transient Responses (i.e. delay) (some comments on power too!)

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

Integrated Circuits & Systems

Digital Integrated Circuits A Design Perspective

CMOS Inverter (static view)

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

CPE100: Digital Logic Design I

Chapter 2: Boolean Algebra and Logic Gates

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Show that the dual of the exclusive-or is equal to its compliment. 7

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

EC-121 Digital Logic Design

EECS 141 F01 Lecture 17

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

Theorem/Law/Axioms Over (.) Over (+)

ELCT201: DIGITAL LOGIC DESIGN

EEE 421 VLSI Circuits

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

9/18/2008 GMU, ECE 680 Physical VLSI Design

Digital Integrated Circuits A Design Perspective

COMP 103. Lecture 16. Dynamic Logic

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Miscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]

Algebraic Methods for the Analysis and Synthesis

Working with Combinational Logic. Design example: 2x2-bit multiplier

Goals for Lecture. Binary Logic and Gates (MK 2.1) Binary Variables. Notation Examples. Logical Operations

Number System conversions

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

Cs302 Quiz for MID TERM Exam Solved

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Prove that if not fat and not triangle necessarily means not green then green must be fat or triangle (or both).

Combinatorial Logic Design Principles

Properties of CMOS Gates Snapshot

Lecture 6: DC & Transient Response

Chapter 2 Boolean Algebra and Logic Gates

Combinational Logic Design Principles

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

COMP2611: Computer Organization. Introduction to Digital Logic

Switches: basic element of physical implementations

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

Logic Design Combinational Circuits. Digital Computer Design

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

211: Computer Architecture Summer 2016

Combinational Logic Fundamentals

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Learning Objectives 10/7/2010. CE 411 Digital System Design. Fundamental of Logic Design. Review the basic concepts of logic circuits. Dr.

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

ECE 342 Electronic Circuits. Lecture 34 CMOS Logic

Logic Design. Chapter 2: Introduction to Logic Circuits

Boolean Algebra and logic gates

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Digital Logic (2) Boolean Algebra

Week-I. Combinational Logic & Circuits

Lecture 5: DC & Transient Response

Unit 2 Session - 6 Combinational Logic Circuits

Lecture 2 Review on Digital Logic (Part 1)

Gate-Level Minimization

Lecture 21: Boolean Logic. To Wrap up AVR

CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS

ENG2410 Digital Design Combinational Logic Circuits

Lecture 5: DC & Transient Response

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Chap 2. Combinational Logic Circuits

Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits

Lecture 2. Notes. Notes. Notes. Boolean algebra and optimizing logic functions. BTF Electronics Fundamentals August 2014

Chapter 2. Boolean Algebra and Logic Gates

Every time has a value associated with it, not just some times. A variable can take on any value within a range

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Logic Gates and Boolean Algebra

CHAPTER 3 LOGIC GATES & BOOLEAN ALGEBRA

MC9211 Computer Organization

Transcription:

L2: Combinational Logic Design (Construction and oolean lgebra) cknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. orriello, Contemporary Logic Design (second edition), Pearson Education, 25. Some lecture material adapted from J. Rabaey,. Chandrakasan,. Nikolic, Digital Integrated Circuits: Design Perspective Copyright 23 Prentice Hall/Pearson. L2: 6. Spring 27 Introductory Digital Systems Laboratory

Review: Noise Margin Truth Table IN OUT IN OUT "" V OH V IH V(y) V OH Slope = - Undefined Region NM L = V IL -V OL NM H = V OH -V IH V IL Slope = - "" V OL V OL V OL V IL V IH V OH V(x) Large noise margins protect against various noise sources L2: 6. Spring 27 Introductory Digital Systems Laboratory 2

TTL Logic Style (97 s-early 8 s) C + + v E - E v CE - Q Q2 Q3 74LS4 (courtesy TI) L2: 6. Spring 27 Introductory Digital Systems Laboratory 3

MOS Technology: The NMOS Switch source gate drain D N+ N+ G V T =.5V P-substrate S V s Switch Model OFF R NMOS V GS < V T ON R NMOS V GS > V T NMOS ON when Switch Input is High L2: 6. Spring 27 Introductory Digital Systems Laboratory 4

NMOS Device Characteristics Polysilicon luminum 6 x -4 VGS= 2.5 V 5 4 Resistive Saturation VGS= 2. V I D () 3 2 VGS=.5 V VGS=. V D.5.5 2 2.5 V DS (V) G + V GS - S I D V T =.5V MOS is a very non-linear. Switch-resistor model sufficient for first order analysis. L2: 6. Spring 27 Introductory Digital Systems Laboratory 5

PMOS: The Complementary Switch source gate drain S P+ P+ N-substrate G V T = -.5V D Switch V DD R PMOS RPMOS OFF ON Model V GS > V T V GS < V T PMOS ON when Switch Input is Low L2: 6. Spring 27 Introductory Digital Systems Laboratory 6

The CMOS Inverter V DD Switch Model V DD G S R PMOS IN D D OUT IN OUT G R NMOS S IN Rail-to-rail Swing in CMOS L2: 6. Spring 27 Introductory Digital Systems Laboratory 7

Inverter VTC: Load Line nalysis I Dn = = 2.5 V DD PMOS =.5 = 2 NMOS G S = =.5 IN G D OUT D S =.5 = 2 = 2.5 =.5 2.5 = = =.5 = V out 2 CMOS gates have: Rail-to-rail swing (V to V DD ) Large noise margins zero static power dissipation V out (V).5.5.5.5 2 2.5 V (V) in L2: 6. Spring 27 Introductory Digital Systems Laboratory 8

Possible Function of Two Inputs There are 6 possible functions of 2 input variables: X Y F X Y 6 possible functions (F F 5 ) X ND Y X Y X XOR Y X OR Y X = Y X NOR Y NOT (X OR Y) NOT Y NOT X X NND Y NOT (X ND Y) In general, there are 2 (2^n) functions of n inputs L2: 6. Spring 27 Introductory Digital Systems Laboratory 9

Common Logic Gates Gate Symbol Truth-Table Expression X Y Z NND X Y Z Z = X Y X Y Z ND X Y Z Z = X Y X Y Z NOR X Y Z Z = X + Y X Y Z OR X Y Z Z = X + Y L2: 6. Spring 27 Introductory Digital Systems Laboratory

Exclusive (N)OR Gate XOR (X Y) X Y Z X Y Z Z = X Y + X Y X or Y but not both ("inequality", "difference") XNOR (X Y) X Y Z X Y Z Z = X Y + X Y X and Y the same ("equality") Widely used in arithmetic structures such as adders and multipliers L2: 6. Spring 27 Introductory Digital Systems Laboratory

Generic CMOS Recipe V dd... F(,, n ) n...... pullup: make this connection when we want F(,, n ) = pulldown: make this connection when we want F(,, n ) = Note: CMOS gates result in inverting functions! (easier to build NND vs. ND) PUN PDN C L O PDN PUN O ff n ff n ff n n ff How do you build a 2-input NOR Gate? L2: 6. Spring 27 Introductory Digital Systems Laboratory 2

Theorems of oolean lgebra (I) Elementary. X + = X D. X = X 2. X + = 2D. X = 3. X + X = X 3D. X X = X 4. (X) = X 5. X + X = 5D. X X = Commutativity: 6. X + Y = Y + X 6D. X Y = Y X ssociativity: 7. (X + Y) + Z = X + (Y + Z) 7D. (X Y) Z = X (Y Z) Distributivity: 8. X (Y + Z) = (X Y) + (X Z) 8D. X + (Y Z) = (X + Y) (X + Z) Uniting: 9. X Y + X Y = X 9D. (X + Y) (X + Y) = X bsorption:. X + X Y = X D. X (X + Y) = X. (X + Y) Y = X Y D. (X Y) + Y = X + Y L2: 6. Spring 27 Introductory Digital Systems Laboratory 3

Theorems of oolean lgebra (II) Factoring: 2. (X Y) + (X Z) = 2D. (X + Y) (X + Z) = X (Y + Z) X + (Y Z) Consensus: 3. (X Y) + (Y Z) + (X Z) = 3D. (X + Y) (Y + Z) (X + Z) = X Y + X Z (X + Y) (X + Z) De Morgan's: 4. (X + Y +...) = X Y... 4D. (X Y...) = X + Y +... Generalized De Morgan's: 5. f(x,x2,...,xn,,,+, ) = f(x,x2,...,xn,,,,+) Duality Dual of a oolean expression is derived by replacing by +, + by, by, and by, and leaving variables unchanged f (X,X2,...,Xn,,,+, ) f(x,x2,...,xn,,,,+) L2: 6. Spring 27 Introductory Digital Systems Laboratory 4

Simple Example: One it dder -bit binary adder inputs:,, Carry-in outputs: Sum, Carry-out Cin S Cout Cin S Cout Product term (or minterm) Sum-of-Products Canonical Form S = Cin + Cin + Cin + Cin Cout = Cin + Cin + Cin + Cin NDed product of literals input combination for which output is true Each variable appears exactly once, in true or inverted form (but not both) L2: 6. Spring 27 Introductory Digital Systems Laboratory 5

Simplify oolean Expressions Cout = Cin + Cin + Cin + Cin = Cin + Cin + Cin + Cin + Cin + Cin = ( + ) Cin + ( + ) Cin + (Cin + Cin) = Cin + Cin + = ( + ) Cin + S = Cin + Cin + Cin + Cin =( + )Cin + ( + ) Cin =( ) Cin + ( ) Cin = Cin L2: 6. Spring 27 Introductory Digital Systems Laboratory 6

Sum-of of-products & Product-of of-sum Product term (or minterm): NDed product of literals input combination for which output is true C minterms C m C m C m2 C m3 C m4 C m5 C m6 C m7 short-hand notation form in terms of 3 variables F in canonical form: F(,, C) = Σm(,3,5,6,7) = m + m3 + m5 + m6 + m7 F = C + C+ C + C + C canonical form minimal form F(,, C) = C + C + C + C + C = ( + + + )C + C = (( + )( + ))C + C = C + C = C + C = + C Sum term (or maxterm) - ORed sum of literals input combination for which output is false C maxterms + + C M F in canonical form: + + C M F(,, C) = ΠM(,2,4) + + C M2 = M M2 M4 + + C M3 = ( + + C) ( + + C) ( + + C) + + C M4 canonical form minimal form + + C M5 F(,, C) = ( + + C) ( + + C) ( + + C) + +C M6 = ( + + C) ( + + C) + + C M7 ( + + C) ( + + C) = ( + C) ( + C) short-hand notation for maxterms of 3 variables L2: 6. Spring 27 Introductory Digital Systems Laboratory 7

The Uniting Theorem Key tool to simplification: ( + ) = Essence of simplification of two-level logic Find two element subsets of the ON-set where only one variable changes its value this single varying variable can be eliminated and a single product term used to represent both elements F F = + = ( +) = has the same value in both on-set rows remains has a different value in the two rows is eliminated L2: 6. Spring 27 Introductory Digital Systems Laboratory 8

oolean Cubes Just another way to represent truth table Visual technique for identifying when the uniting theorem can be applied n input variables = n-dimensional "cube" -cube X Y X XY 2-cube Y Z XYZ X 3-cube Y Z W X 4-cube WXYZ L2: 6. Spring 27 Introductory Digital Systems Laboratory 9

Mapping Truth Tables onto oolean Cubes Uniting theorem Circled group of the on-set is called the F F adjacency plane. Each adjacency plane corresponds to a product term. ON-set = solid nodes OFF-set = empty nodes varies within face, does not this face represents the literal Three variable example: inary full-adder carry-out logic Cin Cout (+)Cin C (Cin+Cin) Cout = Cin++Cin (+)Cin The on-set is completely covered by the combination (OR) of the subcubes of lower dimensionality - note that is covered three times L2: 6. Spring 27 Introductory Digital Systems Laboratory 2

Higher Dimension Cubes F(,,C) = Σm(4,5,6,7) C on-set forms a square i.e., a cube of dimension 2 (2-D adjacency plane) represents an expression in one variable i.e., 3 dimensions 2 dimensions is asserted (true) and unchanged and C vary This subcube represents the literal In a 3-cube (three variables): -cube, i.e., a single node, yields a term in 3 literals -cube, i.e., a line of two nodes, yields a term in 2 literals 2-cube, i.e., a plane of four nodes, yields a term in literal 3-cube, i.e., a cube of eight nodes, yields a constant term "" In general, m-subcube within an n-cube (m < n) yields a term with n m literals L2: 6. Spring 27 Introductory Digital Systems Laboratory 2

Karnaugh Maps lternative to truth-tables to help visualize adjacencies Guide to applying the uniting theorem - On-set elements with only one variable changing value are adjacent unlike in a linear truth-table 2 3 Numbering scheme based on Gray code F e.g.,,,, (only a single bit changes in code for adjacent map cells) 2-variable K-map 3-variable K-map C 2 3 2 3 6 7 4 5 C L2: 6. Spring 27 Introductory Digital Systems Laboratory 22 CD 3 2 4 5 7 6 2 3 5 4 8 9 D 4-variable K-map

K-Map Examples Cin C Cout = F(,,C) = C C F(,,C) = Σm(,4,5,7) F = F' simply replace 's with 's and vice versa F'(,,C) = Σm(,2,3,6) F' = L2: 6. Spring 27 Introductory Digital Systems Laboratory 23

Four Variable Karnaugh Map CD F(,,C,D) = Σm(,2,3,5,6,7,8,,,4,5) F = C + D + D C D Find the smallest number of the largest possible subcubes that cover the ON-set C D K-map Corner djacency Illustrated in the 4-Cube L2: 6. Spring 27 Introductory Digital Systems Laboratory 24

K-Map Example: Don t t Cares Don't Cares can can be be treated as as 's 's or or 's 's if if it it is is advantageous to to do do so so CD X F(,,C,D) = Σm(,3,5,7,9) + Σd(6,2,3) F = D + C D w/o don't cares C X X D F = C D + D w/ don't cares y treating this DC as a "", a 2-cube can be formed rather than one -cube CD X In PoS form: F = D ( + C) Equivalent answer as above, but fewer literals C X X D L2: 6. Spring 27 Introductory Digital Systems Laboratory 25

Hazards L2: 6. Spring 27 Introductory Digital Systems Laboratory 26

Fixing Hazards In general, it is difficult to avoid hazards need a robust design methodology to deal with hazards. L2: 6. Spring 27 Introductory Digital Systems Laboratory 27