Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Similar documents
This form sometimes used in logic circuit, example:

Karnaugh Maps Objectives

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Unit 2 Session - 6 Combinational Logic Circuits

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA

CHAPTER 5 KARNAUGH MAPS

UNIT 5 KARNAUGH MAPS Spring 2011

Digital Logic Design. Combinational Logic

Lecture 7: Karnaugh Map, Don t Cares

Midterm1 Review. Jan 24 Armita

211: Computer Architecture Summer 2016

Karnaugh Map & Boolean Expression Simplification

CSE 140: Components and Design Techniques for Digital Systems

Minimization techniques

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

CPE100: Digital Logic Design I

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Lecture 4: Four Input K-Maps

Optimizations and Tradeoffs. Combinational Logic Optimization

ELC224C. Karnaugh Maps

ELCT201: DIGITAL LOGIC DESIGN

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Karnaugh Maps (K-Maps)

Logical Design of Digital Systems

Chapter 2 Combinational Logic Circuits

Combinational Logic Circuits Part II -Theoretical Foundations

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Working with Combinational Logic. Design example: 2x2-bit multiplier

Administrative Notes. Chapter 2 <9>

Simplifying Logic Circuits with Karnaugh Maps

Gate-Level Minimization

CSE 140 Midterm I - Solution

Chapter 4 Optimized Implementation of Logic Functions

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Combinational Logic. Review of Combinational Logic 1

Digital Circuit And Logic Design I. Lecture 4

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Combinational Logic Fundamentals

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Chapter 2. Digital Logic Basics

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

MC9211 Computer Organization

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Chapter 7 Logic Circuits

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EEE130 Digital Electronics I Lecture #4

Slides for Lecture 10

Number System conversions

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

14:332:231 DIGITAL LOGIC DESIGN

CprE 281: Digital Logic

Standard Expression Forms

ENG2410 Digital Design Combinational Logic Circuits

WEEK 3.1 MORE ON KARNAUGH MAPS

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Chapter 2 Combinational Logic Circuits

Combinational Logic Design/Circuits

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Chap 2. Combinational Logic Circuits

DIGITAL ELECTRONICS & it0203 Semester 3

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Review for Test 1 : Ch1 5

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Logic Design Combinational Circuits. Digital Computer Design

Chapter 2 Combinational Logic Circuits

Chapter-2 BOOLEAN ALGEBRA

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Spiral 1 / Unit 5. Karnaugh Maps

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Binary logic consists of binary variables and logical operations. The variables are

Chapter 2 Boolean Algebra and Logic Gates

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

Boolean Algebra and Logic Simplification

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Chapter 2 : Boolean Algebra and Logic Gates

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Week-I. Combinational Logic & Circuits

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

Computer Organization I

EXPERIMENT #4: SIMPLIFICATION OF BOOLEAN FUNCTIONS

Chapter 2 Combinational Logic Circuits

CS 226: Digital Logic Design

ENGR 303 Introduction to Logic Design Lecture 3. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

Combinatorial Logic Design Principles

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Lecture 2 Review on Digital Logic (Part 1)

Chapter 2 Combinational Logic Circuits

Logic Gate Level. Part 2

Transcription:

Simplification of Boolean Functions Dept. of CSE, IEM, Kolkata 1

Simplification of Boolean Functions: An implementation of a Boolean Function requires the use of logic gates. A smaller number of gates, with each gate (other then Inverter) having less number of inputs, may reduce the cost of the implementation. There are 2 methods for simplification of Boolean functions. 2

Simplification of Boolean Functions: Two Methods The algebraic method by using Identities The graphical method by using Karnaugh Map method The K-map method is easy and straightforward. A K-map for a function of n variables consists of 2 n cells, and, in every row and column, two adjacent cells should differ in the value of only one of the logic variables. 3

Examples of K-Maps: Examples: Cell numbers are written in the cells. 2-variable K-map A B 0 1 0 1 0 1 2 3 4

3-Variable K-Map: 3-variable K-map A BC 0 1 00 01 11 10 0 1 3 2 4 5 7 6 5

4-variable K-map 4-variable K-map AB CD 00 01 11 10 00 01 11 10 0 1 3 2 4 5 7 6 12 13 15 14 8 9 11 10 6

Literal, minterm of n variable: Literal: A variable or its complement is called a literal. Minterm of n variable: A product of n literals in which each variable appears exactly once, in either its true or its complemented form, but not in both, and, which is equal to 1 for exactly one combination of values of the n variables. 7

Minterms and Maxterms For every K-map, each cell has a minterm associated with it. Thus for cell no. 13 in the 4-variable K-map, the minterm is A.B.C.D Or m 13 = A.B.C.D. Maxterm of n variables: A sum of n literals in which each variable appears exactly once, in either its true or its complemented form, but not in both which has a value of O for exactly one combination of values of the n variables. 8

Maxterms (continued): For every K-map, each cell has one Maxterm associated with it. Thus for cell no.13 in the 4-variable K-map, M 13 = A + B + C + D By De Morgan s theorem, m i = M i ADJACENT minterms (Maxterms): Minterm which are identical, except for one variable, are considered to be adjacent to one another. In a K-map, the corresponding cells are said to be adjacent cells. 9

Adjacent minterms: Thus in K-4, Cell O is adjacent to cells 1, 4, 2 and 8. In a K-map, the corresponding cells in the top and the bottom rows are adjacent to each other. Similarly the corresponding cells in the leftmost column and the rightmost column are adjacent to each other. An Example: A function F, of 4 variables, is defined by the truth table given in the next slide. ( and again given in the next 3 slides): 10

Example: Truth Table 11

Example: TruthTable Dec number A B C D F 0 0 0 0 0 1 1 0 0 0 1 0 2 0 0 1 0 1 3 0 0 1 1 1 4 0 1 0 0 0 5 0 1 0 1 1 12

Example: TruthTable (continued) Dec number A B C D F 6 0 1 1 0 1 7 0 1 1 1 1 8 1 0 0 0 1 9 1 0 0 1 0 10 1 0 1 0 1 11 1 0 1 1 1 13

Example: TruthTable (continued) Dec Number A B C D F 12 1 1 0 0 0 13 1 1 0 1 0 14 1 1 1 0 1 15 1 1 1 1 1 14

Sum of Products form: The above table can be described by F = m(0, 2, 3, 5, 6, 7, 8, 10, 11, 14, 15) The function can be written as: F = A B C D + A B CD + A B CD + A BC D + A BCD + A BCD + AB C D + AB CD + AB CD + ABCD + ABCD (1) Each term on the RHS is a minterm. The above function can be simplified by using the Identities. 15

The graphical method steps: The graphical method steps: Insert 1 in those cells where the function F has a value of 1. Put 0 in the other cells. Examples: AB CD 00 01 11 10 00 01 11 10 1 0 1 1 0 1 1 1 0 0 1 1 1 0 1 1 16

Steps of graphical method (continued): Combine adjacent 1 s into group of 2 n each such that Each group contains only 1 s. The group is not completely a part of a larger group. Choose the minimum number of the largest sized groups needed to cover all the 1 s. Each group is represented by an expression which is an intersection of the minterm in the group. The simplified solution is a logical OR of the expressions of all the groups chosen in steps 3 above. 17

Product of Sums Form: Using Maxterms For the same example, F= M(1,4,9,12,13) = (A + B + C+ D ).(A + B + C + D).(A + B + C +D ). (A + B + C + D).( A + B + C +D )..(2) The simplification process is a dual of the process for the SOP form. 18

Some definitions: The definitions: Given a function F of n variables. Implicant: A minterm P is an implicant of F if and only if, for the combination of values of the n variables, for which P = 1, F is also equal to 1. Prime Implicant : An implicant is a Prime Implicant if after deleting any literal from it, the remaining product term is no longer an implicant. Or an implicant whose group in the K-map is not completely covered by another implicant, represented by a larger group. 19

Essential Prime Implicant: Essential prime Implicant: A Prime Implicant that contains an ANDing of literals, that is not contained in any other prime Implicant. Or a Prime Implicant, representing a group in the K- map, such that at least one cell of the group is not covered by any other Prime Implicant. 20

CANONIC form of a Boolean Expression CANONIC: A SOP or POS expression of n variables is canonic if each product or sum has exactly n literals. SOP format: F = ORing of minterms -----(3) POS format: F = ORing of minterms -----(4) The sum of the number of terms on the RHS of equations (3) and (4) is always equal to 2 n. A minterm that is covered by only one PI is called a distinguished minterm. A Maxterm that is covered by only one PI is called a distinguished Maxterm. Equations (1) and (2) show the canonic form of the Boolean expression for the example given on slide 10. 21

Use of KARNAUGH MAP for Simplification of Logic Functions SOL: On reading the three sets of adjacent boxes of 8, 4 and 2 cells respectively, we get: F = C + B.D + A.B.D 22

SIMPLIFICATION using KARNAUGH MAP Exam 2: F= m(0,2,8,9,10,11,14,15) F= A.B +A.C+B.D 23

SIMPLIFICATION using KARNAUGH MAP Exam 3: Full-adder: A B C S Carry 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Carry= A.C+A.B+B.C S=A.B.C + A.B.C+A.B.C+A.B.C 24

Multistage Logic Circuit Multistage Logic Circuit: N1 and N2 ; Two logic circuits. W, X, Y, Z: independent logic variables For each of the 16 possible combination of values for W, X, Y and Z, some specific value of A, B and C would be the outputs. Three variables normally have 8 possible sets of values.however, in the above circuit N1 may constrain the values to a smaller set. The remaining set of values for A, B and C would not affect the output of N2.Thus for N2, the non available inputs are called don t care inputs, since these inputs do not have any effect on F. 25

Don t care condition Example 1: x y w N1 A B N2 F z C Let A,B and C never have 001 or 110 values. Then for F, values of 001 and 110 for A, B and C are not of any importance. Exam 2: All possible input combinations are present. But the output is used in such a way that we do not care whether it is 0 or 1 for certain input combinations. F= m(0,3,7)+ d(1,6) Or F = Π M(2,4,5) Π D(1,6) 26

SIMPLIFICATION using KARNAUGH MAP Example: Given the Characteristic Table for a 2-stage network. (Please see the Figure in the next slide.) Solution: F1 = m (1,2,5,6) F2 = m(0,2,4,6) F3 = m (1,3,5,7) F= m (1, 2, 6 ), d(0, 3, 4, 7) Solution is continued in the next 3 slides. 27

28

SIMPLIFICATION using KARNAUGH MAP Designing for N1 F1 = m (1,2,5,6) F2 = m(0,2,4,6) F3 = m (1,3,5,7) F2=C F3=C F1=B C+BC 29

K- Map for F: Designing for N2 30

B N1 N2 31