74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

Similar documents
74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC393; 74HCT393. Dual 4-bit binary ripple counter

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

The 74HC21 provide the 4-input AND function.

74HC4051; 74HCT channel analog multiplexer/demultiplexer

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

8-bit binary counter with output register; 3-state

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC594; 74HCT bit shift register with output register

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

3-to-8 line decoder, demultiplexer with address latches

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74LV General description. 2. Features. 8-bit addressable latch

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Hex inverting Schmitt trigger with 5 V tolerant input

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

8-bit serial-in/parallel-out shift register

74LV393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

The 74LV08 provides a quad 2-input AND function.

74HC164; 74HCT bit serial-in, parallel-out shift register

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

MM74HC175 Quad D-Type Flip-Flop With Clear

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.


INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC154 4-to-16 Line Decoder

Dual 2-to-4 line decoder/demultiplexer

The 74LV32 provides a quad 2-input OR function.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

MM74HC373 3-STATE Octal D-Type Latch

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC138 3-to-8 Line Decoder

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HCT08 Quad 2-Input AND Gate

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

MM74HCT138 3-to-8 Line Decoder

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC373 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch

Dual JK flip-flop with reset; negative-edge trigger

MM74HC00 Quad 2-Input NAND Gate

14-stage binary ripple counter

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

2-input EXCLUSIVE-OR gate

MM74HC175 Quad D-Type Flip-Flop With Clear

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC374 3-STATE Octal D-Type Flip-Flop

INTEGRATED CIRCUITS DATA SHEET. FAMILY SPECIFICATIONS HCMOS family characteristics. File under Integrated Circuits, IC06

Transcription:

3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance with JEDEC standard no. 7A. The is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled (LE = LOW), the acts as a 3-to-8 active LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as LE remains HIGH. The output enable input (E1 and E2) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH. The is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems. Combines 3-to-8 decoder with 3-bit latch Multiple input enable for easy expansion or independent controls Active LOW mutually exclusive outputs Low-power dissipation Complies with JEDEC standard no. 7A ESD protection: HBM EIA/JESD22-A114-B exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. Multiple package options Specified from 40 C to+80 C and from 40 C to +125 C.

3. Quick reference data [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; 4. Ordering information Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns. t PHL, t PLH propagation delay C L = 15 pf; V CC =5 V An to Yn - 18 - ns LE to Yn - 17 - ns E1 to Yn - 15 - ns E2 to Yn - 15 - ns C I input capacitance - 3.5 - pf C PD power dissipation capacitance V I = GND to V CC [1] - 57 - pf N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Table 2: Ordering information Type number Package Temperature range Name Description Version N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 D 40 C to +125 C SO16 plastic small outline package; 16 leads; SOT109-1 body width 3.9 mm DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 Product data sheet 2 of 19

8. Limiting values Table 5: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input diode current V I < 0.5 V or V I >V CC + 0.5 V - ±20 ma I OK output diode current V O < 0.5 V or V O >V CC + 0.5 V [1] Above 70 C: P tot derates linearly with 12 mw/k. [2] Above 70 C: P tot derates linearly with 8 mw/k. 9. Recommended operating conditions - ±20 ma I O output source or sink V O = 0.5 V to V CC + 0.5 V - ±25 ma current I CC, I GND V CC or GND current - ±50 ma T stg storage temperature 65 +150 C P tot power dissipation DIP16 package [1] - 750 mw SO16 and SSOP16 packages [2] - 500 mw Table 6: Recommended operating conditions V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 2.0 V - - 1000 ns times V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns T amb ambient temperature 40 - +125 C Product data sheet 6 of 19

10. Static characteristics Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V OH HIGH-level output voltage V I =V IH or V IL V OL LOW-level output voltage V I =V IH or V IL V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V I O = 20 µa; V CC = 2.0 V 1.9 2.0 - V I O = 20 µa; V CC = 4.5 V 4.4 4.5 - V I O = 20 µa; V CC = 6.0 V 5.9 6.0 - V I O = 4 ma; V CC = 4.5 V 3.98 4.32 - V I O = 5.2 ma; V CC = 6.0 V 5.48 5.81 - V I O =20µA; V CC = 2.0 V - 0 0.1 V I O =20µA; V CC = 4.5 V - 0 0.1 V I O =20µA; V CC = 6.0 V - 0 0.1 V I O = 4 ma; V CC = 4.5 V - 0.15 0.26 V I O = 5.2 ma; V CC = 6.0 V - 0.16 0.26 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±0.1 µa I CC quiescent supply current V I =V CC or GND; I O =0A; V CC = 6.0 V - - 8.0 µa C I input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V I O = 20 µa; V CC = 2.0 V 1.9 - - V I O = 20 µa; V CC = 4.5 V 4.4 - - V I O = 20 µa; V CC = 6.0 V 5.9 - - V I O = 4 ma; V CC = 4.5 V 3.84 - - V I O = 5.2 ma; V CC = 6.0 V 5.34 - - V Product data sheet 7 of 19

Table 7: Static characteristics continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-level output voltage V I =V IH or V IL I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 4 ma; V CC = 4.5 V - - 0.33 V I O = 5.2 ma; V CC = 6.0 V - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I CC quiescent supply current V I =V CC or GND; I O =0A; V CC = 6.0 V T amb = 40 C to +125 C - - 80 µa V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL - I O = 20 µa; V CC = 2.0 V 1.9 - - V I O = 20 µa; V CC = 4.5 V 4.4 - - V I O = 20 µa; V CC = 6.0 V 5.9 - - V I O = 4 ma; V CC = 4.5 V 3.7 - - V I O = 5.2 ma; V CC = 6.0 V 5.2 - - V V OL LOW-level output voltage V I =V IH or V IL - I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 4 ma; V CC = 4.5 V - - 0.4 V I O = 5.2 ma; V CC = 6.0 V - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I CC quiescent supply current V I =V CC or GND; I O =0A; V CC = 6.0 V - - 160 µa Product data sheet 8 of 19

11. Dynamic characteristics Table 8: Dynamic characteristics GND = 0 V; t r =t f = 6 ns; C L = 50 pf. T amb = 25 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - 58 180 ns V CC = 4.5 V - 21 36 ns V CC = 6.0 V - 17 31 ns V CC = 5.0 V; C L =15pF - 18 - ns propagation delay LE to Yn see Figure 7 V CC = 2.0 V - 55 190 ns V CC = 4.5 V - 20 38 ns V CC = 6.0 V - 16 32 ns V CC = 5.0 V; C L =15pF - 17 - ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - 50 145 ns V CC = 4.5 V - 18 29 ns V CC = 6.0 V - 14 25 ns V CC = 5.0 V; C L =15pF - 15 - ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - 50 145 ns V CC = 4.5 V - 18 29 ns V CC = 6.0 V - 14 25 ns V CC = 5.0 V; C L =15pF - 15 - ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - 19 75 ns V CC = 4.5 V - 7 15 ns V CC = 6.0 V - 6 13 ns t W LE pulse width HIGH see Figure 8 V CC = 2.0 V 50 11 - ns V CC = 4.5 V 10 4 - ns V CC = 6.0 V 9 3 - ns t su set-up time An to LE see Figure 8 V CC = 2.0 V 50 3 - ns V CC = 4.5 V 10 1 - ns V CC = 6.0 V 9 1 - ns t h hold time An to LE see Figure 8 V CC = 2.0 V 30 3 - ns V CC = 4.5 V 6 1 - ns V CC = 6.0 V 5 1 - ns C PD power dissipation capacitance V I = GND to V CC [1] - 57 - pf Product data sheet 9 of 19

Table 8: Dynamic characteristics continued GND = 0 V; t r =t f = 6 ns; C L = 50 pf. T amb = 40 C to +85 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns propagation delay LE to Yn see Figure 7 V CC = 2.0 V - - 240 ns V CC = 4.5 V - - 48 ns V CC = 6.0 V - - 41 ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - - 180 ns V CC = 4.5 V - - 36 ns V CC = 6.0 V - - 31 ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - - 180 ns V CC = 4.5 V - - 36 ns V CC = 6.0 V - - 31 ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - - 95 ns V CC = 4.5 V - - 19 ns V CC = 6.0 V - - 16 ns t W LE pulse width HIGH see Figure 8 V CC = 2.0 V 65 - - ns V CC = 4.5 V 13 - - ns V CC = 6.0 V 11 - - ns t su set-up time An to LE see Figure 8 V CC = 2.0 V 65 - - ns V CC = 4.5 V 13 - - ns V CC = 6.0 V 11 - - ns t h hold time An to LE see Figure 8 V CC = 2.0 V 40 - - ns V CC = 4.5 V 8 - - ns V CC = 6.0 V 7 - - ns Product data sheet 10 of 19

Table 8: Dynamic characteristics continued GND = 0 V; t r =t f = 6 ns; C L = 50 pf. T amb = 40 C to +125 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - - 270 ns V CC = 4.5 V - - 54 ns V CC = 6.0 V - - 46 ns propagation delay LE to Yn see Figure 7 V CC = 2.0 V - - 285 ns V CC = 4.5 V - - 57 ns V CC = 6.0 V - - 48 ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - - 220 ns V CC = 4.5 V - - 44 ns V CC = 6.0 V - - 38 ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - - 220 ns V CC = 4.5 V - - 44 ns V CC = 6.0 V - - 38 ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - - 110 ns V CC = 4.5 V - - 22 ns V CC = 6.0 V - - 19 ns t W LE pulse width HIGH see Figure 8 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns t su set-up time An to LE see Figure 8 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns t h hold time An to LE see Figure 8 V CC = 2.0 V - - 45 ns V CC = 4.5 V - - 9 ns V CC = 6.0 V - - 8 ns [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Product data sheet 11 of 19

14. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane A 2 A L A 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) A A UNIT 1 A 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. mm inches 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.30 0.068 0.051 0.53 0.38 0.021 0.015 1.25 0.85 0.049 0.033 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 0.254 0.01 0.76 0.03 OUTLINE VERSION SOT38-4 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION Fig 11. Package outline SOT38-4 (DIP16) Product data sheet 14 of 19