74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Similar documents
The 74HC21 provide the 4-input AND function.

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

8-bit binary counter with output register; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

Hex inverting Schmitt trigger with 5 V tolerant input

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74HC1G125; 74HCT1G125

74HC244; 74HCT244. Octal buffer/line driver; 3-state

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

8-bit serial-in/parallel-out shift register

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC164; 74HCT bit serial-in, parallel-out shift register

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

14-stage binary ripple counter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

The 74LV08 provides a quad 2-input AND function.

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

74HC238; 74HCT to-8 line decoder/demultiplexer

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LV32 provides a quad 2-input OR function.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74LV393 Dual 4-bit binary ripple counter

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC238; 74HCT to-8 line decoder/demultiplexer

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74LV General description. 2. Features. 8-bit addressable latch

The 74LVC1G11 provides a single 3-input AND gate.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

74HC594; 74HCT bit shift register with output register

3-to-8 line decoder, demultiplexer with address latches

Dual 2-to-4 line decoder/demultiplexer

The 74LVC1G02 provides the single 2-input NOR function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

BF545A; BF545B; BF545C

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

N-channel TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

5-stage Johnson decade counter

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74LV373 Octal D-type transparent latch (3-State)

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

BCD to 7-segment latch/decoder/driver

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

74AHC2G126; 74AHCT2G126

Transcription:

3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance with JEDEC standard no. 7A. The is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled ( = LOW), the acts as a 3-to-8 active LOW decoder. When the latch enable () goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as remains HIGH. The output enable input (E1 and E2) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH. The is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems. Combines 3-to-8 decoder with 3-bit latch Multiple input enable for easy expansion or independent controls Active LOW mutually exclusive outputs Low-power dissipation Complies with JEDEC standard no. 7A ESD protection: HBM EIA/JESD22-A114-B exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. Multiple package options Specified from 40 C to+80 C and from 40 C to +125 C.

3. Quick reference data 4. Ordering information Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns. Symbol Parameter Conditions Min Typ Max Unit t PHL, t PLH propagation delay C L = 15 pf; V CC =5 V An to Yn - 18 - ns to Yn - 17 - ns E1 to Yn - 15 - ns E2 to Yn - 15 - ns C I input capacitance - 3.5 - pf C PD power dissipation capacitance V I = GND to V CC [1] - 57 - pf [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Table 2: Type number Ordering information Package Temperature range Name Description Version N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 D 40 C to +125 C SO16 plastic small outline package; 16 leads; SOT109-1 body width 3.9 mm DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 Product data sheet Rev. 03 11 November 2004 2 of 19

5. Functional diagram 4 1 2 3 A0 A1 A2 INPUT LATCHES 3 TO 8 DECODER Y0 15 Y1 14 Y2 13 Y3 12 Y4 11 Y5 10 Y6 9 Y7 7 5 E1 6 E2 001aab881 Fig 1. Functional diagram 1 A0 2 A1 3 A2 E1 5 6 E2 4 INPUT LATCHES Y0 Y1 Y2 3 TO 8 Y3 DECODER Y4 Y5 Y6 Y7 15 14 13 12 11 10 9 7 001aab879 4 1 2 3 5 6 4 1 2 3 5 6 DX C8 0 8D,G 0 7 2 & X/Y C8 8D,1 8D,2 8D,4 & EN 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 15 14 13 12 11 10 9 7 15 14 13 12 11 10 9 7 001aab880 Fig 2. Logic symbol Fig 3. IEC logic symbol Product data sheet Rev. 03 11 November 2004 3 of 19

A0 LATCH A0 A0 Y0 A1 LATCH A1 A1 Y1 Y2 A2 LATCH A2 A2 Y3 Y4 Y5 Y6 Y7 E1 001aab882 E2 Fig 4. Logic diagram 6. Pinning information 6.1 Pinning A0 1 16 V CC A1 2 15 Y0 A2 3 14 Y1 E1 4 5 137 13 12 Y2 Y3 E2 6 11 Y4 Y7 7 10 Y5 GND 8 9 Y6 001aab878 Fig 5. Pin configuration Product data sheet Rev. 03 11 November 2004 4 of 19

6.2 Pin description Table 3: Pin description Symbol Pin Description A0 1 data input 0 A1 2 data input 1 A2 3 data input 2 4 latch enable input (active LOW) E1 5 data enable input 1 (active LOW) E2 6 data enable input 2 (active HIGH) Y7 7 multiplexer output 7 GND 8 ground (0 V) Y6 9 multiplexer output 6 Y5 10 multiplexer output 5 Y4 11 multiplexer output 4 Y3 12 multiplexer output 3 Y2 13 multiplexer output 2 Y1 14 multiplexer output 1 Y0 15 multiplexer output 0 V CC 16 positive supply voltage 7. Functional description 7.1 Function table Table 4: Function table [1] Enable Input Output E1 E2 A0 A1 A2 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 H L H X X X stable X H X X X X H H H H H H H H X X L X X X H H H H H H H H L L H L L L L H H H H H H H H L L H L H H H H H H L H L H H L H H H H H H H L H H H L H H H H L L H H H H H L H H H H L H H H H H H L H H L H H H H H H H H L H H H H H H H H H H H L [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. Product data sheet Rev. 03 11 November 2004 5 of 19

8. Limiting values Table 5: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input diode current V I < 0.5 V or V I >V CC + 0.5 V - ±20 ma I OK output diode current V O < 0.5 V or - ±20 ma V O >V CC + 0.5 V I O output source or sink V O = 0.5 V to V CC + 0.5 V - ±25 ma current I CC, I GND V CC or GND current - ±50 ma T stg storage temperature 65 +150 C P tot power dissipation DIP16 package [1] - 750 mw SO16 and SSOP16 packages [2] - 500 mw [1] Above 70 C: P tot derates linearly with 12 mw/k. [2] Above 70 C: P tot derates linearly with 8 mw/k. 9. Recommended operating conditions Table 6: Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 2.0 V - - 1000 ns times V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns T amb ambient temperature 40 - +125 C Product data sheet Rev. 03 11 November 2004 6 of 19

10. Static characteristics Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µa; V CC = 2.0 V 1.9 2.0 - V I O = 20 µa; V CC = 4.5 V 4.4 4.5 - V I O = 20 µa; V CC = 6.0 V 5.9 6.0 - V I O = 4 ma; V CC = 4.5 V 3.98 4.32 - V I O = 5.2 ma; V CC = 6.0 V 5.48 5.81 - V V OL LOW-level output voltage V I =V IH or V IL I O =20µA; V CC = 2.0 V - 0 0.1 V I O =20µA; V CC = 4.5 V - 0 0.1 V I O =20µA; V CC = 6.0 V - 0 0.1 V I O = 4 ma; V CC = 4.5 V - 0.15 0.26 V I O = 5.2 ma; V CC = 6.0 V - 0.16 0.26 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±0.1 µa I CC quiescent supply current V I =V CC or GND; I O =0A; - - 8.0 µa V CC = 6.0 V C I input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µa; V CC = 2.0 V 1.9 - - V I O = 20 µa; V CC = 4.5 V 4.4 - - V I O = 20 µa; V CC = 6.0 V 5.9 - - V I O = 4 ma; V CC = 4.5 V 3.84 - - V I O = 5.2 ma; V CC = 6.0 V 5.34 - - V Product data sheet Rev. 03 11 November 2004 7 of 19

Table 7: Static characteristics continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OL LOW-level output voltage V I =V IH or V IL I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 4 ma; V CC = 4.5 V - - 0.33 V I O = 5.2 ma; V CC = 6.0 V - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I CC quiescent supply current V I =V CC or GND; I O =0A; V CC = 6.0 V - - 80 µa T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL - I O = 20 µa; V CC = 2.0 V 1.9 - - V I O = 20 µa; V CC = 4.5 V 4.4 - - V I O = 20 µa; V CC = 6.0 V 5.9 - - V I O = 4 ma; V CC = 4.5 V 3.7 - - V I O = 5.2 ma; V CC = 6.0 V 5.2 - - V V OL LOW-level output voltage V I =V IH or V IL - I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 4 ma; V CC = 4.5 V - - 0.4 V I O = 5.2 ma; V CC = 6.0 V - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I CC quiescent supply current V I =V CC or GND; I O =0A; V CC = 6.0 V - - 160 µa Product data sheet Rev. 03 11 November 2004 8 of 19

11. Dynamic characteristics Table 8: Dynamic characteristics GND = 0 V; t r =t f = 6 ns; C L = 50 pf. Symbol Parameter Conditions Min Typ Max Unit T amb = 25 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - 58 180 ns V CC = 4.5 V - 21 36 ns V CC = 6.0 V - 17 31 ns V CC = 5.0 V; C L =15pF - 18 - ns propagation delay to Yn see Figure 7 V CC = 2.0 V - 55 190 ns V CC = 4.5 V - 20 38 ns V CC = 6.0 V - 16 32 ns V CC = 5.0 V; C L =15pF - 17 - ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - 50 145 ns V CC = 4.5 V - 18 29 ns V CC = 6.0 V - 14 25 ns V CC = 5.0 V; C L =15pF - 15 - ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - 50 145 ns V CC = 4.5 V - 18 29 ns V CC = 6.0 V - 14 25 ns V CC = 5.0 V; C L =15pF - 15 - ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - 19 75 ns V CC = 4.5 V - 7 15 ns V CC = 6.0 V - 6 13 ns t W pulse width HIGH see Figure 8 V CC = 2.0 V 50 11 - ns V CC = 4.5 V 10 4 - ns V CC = 6.0 V 9 3 - ns t su set-up time An to see Figure 8 V CC = 2.0 V 50 3 - ns V CC = 4.5 V 10 1 - ns V CC = 6.0 V 9 1 - ns t h hold time An to see Figure 8 V CC = 2.0 V 30 3 - ns V CC = 4.5 V 6 1 - ns V CC = 6.0 V 5 1 - ns C PD power dissipation capacitance V I = GND to V CC [1] - 57 - pf Product data sheet Rev. 03 11 November 2004 9 of 19

Table 8: Dynamic characteristics continued GND = 0 V; t r =t f = 6 ns; C L = 50 pf. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns propagation delay to Yn see Figure 7 V CC = 2.0 V - - 240 ns V CC = 4.5 V - - 48 ns V CC = 6.0 V - - 41 ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - - 180 ns V CC = 4.5 V - - 36 ns V CC = 6.0 V - - 31 ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - - 180 ns V CC = 4.5 V - - 36 ns V CC = 6.0 V - - 31 ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - - 95 ns V CC = 4.5 V - - 19 ns V CC = 6.0 V - - 16 ns t W pulse width HIGH see Figure 8 V CC = 2.0 V 65 - - ns V CC = 4.5 V 13 - - ns V CC = 6.0 V 11 - - ns t su set-up time An to see Figure 8 V CC = 2.0 V 65 - - ns V CC = 4.5 V 13 - - ns V CC = 6.0 V 11 - - ns t h hold time An to see Figure 8 V CC = 2.0 V 40 - - ns V CC = 4.5 V 8 - - ns V CC = 6.0 V 7 - - ns Product data sheet Rev. 03 11 November 2004 10 of 19

Table 8: Dynamic characteristics continued GND = 0 V; t r =t f = 6 ns; C L = 50 pf. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +125 C t PHL, t PLH propagation delay An to Yn see Figure 6 V CC = 2.0 V - - 270 ns V CC = 4.5 V - - 54 ns V CC = 6.0 V - - 46 ns propagation delay to Yn see Figure 7 V CC = 2.0 V - - 285 ns V CC = 4.5 V - - 57 ns V CC = 6.0 V - - 48 ns propagation delay E1 to Yn see Figure 7 V CC = 2.0 V - - 220 ns V CC = 4.5 V - - 44 ns V CC = 6.0 V - - 38 ns propagation delay E2 to Yn see Figure 6 V CC = 2.0 V - - 220 ns V CC = 4.5 V - - 44 ns V CC = 6.0 V - - 38 ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - - 110 ns V CC = 4.5 V - - 22 ns V CC = 6.0 V - - 19 ns t W pulse width HIGH see Figure 8 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns t su set-up time An to see Figure 8 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns t h hold time An to see Figure 8 V CC = 2.0 V - - 45 ns V CC = 4.5 V - - 9 ns V CC = 6.0 V - - 8 ns [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Product data sheet Rev. 03 11 November 2004 11 of 19

12. Waveforms An, E2 input V M t PHL t PLH Yn output V M t THL t TLH 001aab883 Fig 6. V M = 0.5 V I. Waveforms showing the address input (An) and enable input (E2) to output (Yn) propagation delays and the output transition times E1, input V M t PHL t PLH Yn output V M t THL t TLH 001aab884 Fig 7. V M = 0.5 V I. Waveforms showing the enable input (E1, ) to output (Yn) propagation delays and the output transition times An input V M t su t h t su t h input transparant V M latched transparant latched t W 001aab875 Fig 8. The shaded areas indicate when the input is permitted to change for predictable output performance. V M = 0.5 V I. Waveforms showing the data set-up, hold times for An input to input and the latch enable pulse width Product data sheet Rev. 03 11 November 2004 12 of 19

V CC PULSE GENERATOR V I D.U.T. V O R T C L mna101 Fig 9. Test data is given in Table 9. Definitions for test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. Load circuitry for switching times 13. Application information Table 9: Test data Supply Input Load V CC V I t r, t f C L 2.0 V V CC 6 ns 50 pf 4.5 V V CC 6 ns 50 pf 6.0 V V CC 6 ns 50 pf 5.0 V V CC 6 ns 15 pf strobe decoder enable X0 X1 X2 input address A2 A1 A0 E1 E2 137 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 0 1 2 3 4 5 6 7 X3 X4 X5 to five other decoders A2 A1 A0 E1 E2 137 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 0 1 2 3 4 5 6 7 outputs A2 A1 A0 E1 E2 137 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 8 9 10 11 12 13 14 15 outputs A2 A1 A0 E1 E2 137 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 16 17 18 19 20 21 22 23 outputs 001aab885 Fig 10. 6-to-64 line decoder with input address storage Product data sheet Rev. 03 11 November 2004 13 of 19

14. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane A 2 A L A 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) A A UNIT 1 A 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. 1.73 0.53 1.25 0.36 19.50 6.48 3.60 8.25 10.0 mm 4.2 0.51 3.2 2.54 7.62 0.254 0.76 1.30 0.38 0.85 0.23 18.55 6.20 3.05 7.80 8.3 inches 0.17 0.02 0.13 0.068 0.051 0.021 0.015 0.049 0.033 0.014 0.009 0.77 0.73 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 0.1 0.3 0.14 0.12 0.32 0.31 0.39 0.33 0.01 0.03 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT38-4 95-01-14 03-02-13 Fig 11. Package outline SOT38-4 (DIP16) Product data sheet Rev. 03 11 November 2004 14 of 19

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y H E v M A Z 16 9 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 1.75 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT109-1 076E07 MS-012 99-12-27 03-02-19 Fig 12. Package outline SOT109-1 (SO16) Product data sheet Rev. 03 11 November 2004 15 of 19

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 D E A X c y H E v M A Z 16 9 Q A 2 A 1 (A ) 3 A pin 1 index 1 8 L detail X L p θ e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. mm 2 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 6.4 6.0 5.4 5.2 7.9 0.65 1.25 7.6 1.03 0.63 0.9 0.7 0.2 0.13 0.1 1.00 0.55 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT338-1 MO-150 99-12-27 03-02-19 Fig 13. Package outline SOT338-1 (SSOP16) Product data sheet Rev. 03 11 November 2004 16 of 19

15. Revision history Table 10: Revision history Document ID Release Data sheet status Change notice Doc. number Supersedes date _3 20041111 Product data sheet - 9397 750 13804 74HC_HCT137_CNV_2 Modifications: The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors. Removed type number 74HCT137. Inserted family specification. 74HC_HCT137_CNV_2 19970827 Product specification - - 74HC_HCT137_1 74HC_HCT137_1 19901201 Product specification - - - Product data sheet Rev. 03 11 November 2004 17 of 19

16. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 17. Definitions 18. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 19. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com Product data sheet Rev. 03 11 November 2004 18 of 19

20. Contents 1 General description...................... 1 2 Features............................... 1 3 Quick reference data..................... 2 4 Ordering information..................... 2 5 Functional diagram...................... 3 6 Pinning information...................... 4 6.1 Pinning............................... 4 6.2 Pin description......................... 5 7 Functional description................... 5 7.1 Function table.......................... 5 8 Limiting values.......................... 6 9 Recommended operating conditions........ 6 10 Static characteristics..................... 7 11 Dynamic characteristics.................. 9 12 Waveforms............................ 12 13 Application information.................. 13 14 Package outline........................ 14 15 Revision history........................ 17 16 Data sheet status....................... 18 17 Definitions............................ 18 18 Disclaimers............................ 18 19 Contact information.................... 18 Koninklijke Philips Electronics N.V. 2004 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 11 November 2004 Document number: 9397 750 13804 Published in The Netherlands