EE 240B Spring Advanced Analog Integrated Circuits Lecture 2: MOS Transistor Models. Elad Alon Dept. of EECS

Similar documents
The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor Properties Review

MOSFET: Introduction

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

MOS Transistor Theory

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Device Models (PN Diode, MOSFET )

VLSI Design and Simulation

Chapter 4 Field-Effect Transistors

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Introduction and Background

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

The Devices. Jan M. Rabaey

Device Models (PN Diode, MOSFET )

MOS Transistor Theory

The transistor is not in the cutoff region. the transistor is in the saturation region. To see this, recognize that in a long-channel transistor ifv

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

EE5311- Digital IC Design

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE105 - Fall 2005 Microelectronic Devices and Circuits

Integrated Circuits & Systems

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

EE 434 Lecture 33. Logic Design

Characteristics of Active Devices

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

The Devices: MOS Transistors

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Lecture 3: CMOS Transistor Theory

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

Lecture 4: CMOS Transistor Theory

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

The Devices. Devices

6.012 Electronic Devices and Circuits Spring 2005

Lecture 37: Frequency response. Context

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 5: CMOS Transistor Theory

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Metal-oxide-semiconductor field effect transistors (2 lectures)

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

VLSI Design The MOS Transistor

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Fall 2006 Microelectronic Devices and Circuits

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Semiconductor Physics Problems 2015

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

MOS Device Modeling. C.K. Ken Yang UCLA Courtesy of Agilent eesoft EE 215B

1. The MOS Transistor. Electrical Conduction in Solids

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

ECE315 / ECE515 Lecture-2 Date:

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

EE 560 MOS TRANSISTOR THEORY

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

The Gradual Channel Approximation for the MOSFET:

Chapter 5 MOSFET Theory for Submicron Technology

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECE 497 JS Lecture - 12 Device Technologies

ECE 342 Electronic Circuits. 3. MOS Transistors

Nanoscale CMOS Design Issues

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

EE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates

Lecture 12: MOSFET Devices

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

Lecture 11: MOSFET Modeling

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

EE115C Winter 2017 Digital Electronic Circuits. Lecture 2: MOS Transistor: IV Model

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Homework Assignment 08

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC

Transcription:

EE 240B Spring 2018 Advanced Analog Integrated Circuits Lecture 2: MOS Transistor Models Elad Alon Dept. of EECS

Square Law Model? Assumptions made to come up with this model: Charge density determined only by vertical field Drift velocity set only by lateral field Neglects diffusion currents ( magic Vth) Constant mobility 1 W I = µ C V V 2 L ( ) 2 D, sat n ox GS th And about 10 2 10 3 more parameters in a real SPICE model EE 240B Lecture 2 2

Graphically 180nm NMOS Square Law BJT [ B. Murmann ] EE 240B Lecture 2 3

Better Hand Models? There are better (less inaccurate) hand models out there Velocity saturation Alpha-power law EKV But all of them either (1) neglect certain effects or (2) are too unwieldy to be useful for hand analysis This is particularly true if you want to say anything about r o (which we do typically care about in analog) EE 240B Lecture 2 4

Taking a Step Back Reminder: the model you use should be tailored to the question you are trying to answer Hand models are good for building intuition, and to a lesser extent, checking reasonableness of simulation results Simulation models are the ones you will have to use to sign off on your design So our design methodology should be using the results from the full simulation models too EE 240B Lecture 2 5

Basic Small Signal Transistor Model (for Design) EE 240B Lecture 2 6

Biasing In quadratic model, V od = (V GS V TH ) told us a lot about important biasing tradeoffs: g m = 2*I D /V od r o large for V DS > V od Boundary between saturation and triode ω T = g m /C gg V od But real transistors clearly aren t quadratic And even worse, there is no way to actually measure V od Idea: work with a new (measurable) transistor FoM inspired by V od EE 240B Lecture 2 7

Transistor FoM #1: V* (g m /I D ) Define: V* = 2I g g I D m = m D 2 V * e.g. V* = 200mV g m /I D = 10 V -1 Inspired by the fact that V* = V od for square law Devices definitely not square law, but can measure V* It will (by definition) set current efficiency And (approximately) give you insight in to other parameters (r o, ω T, etc.) EE 240B Lecture 2 8

Simplest Possible Usage of V* EE 240B Lecture 2 9

Simplest Possible Usage of V* EE 240B Lecture 2 10

Best Possible V*? EE 240B Lecture 2 11

Tradeoff for Low V* EE 240B Lecture 2 12

Transistor FoM #2: ω T Reminder: ω T defined by i g (ω T ) = i d (ω T ) Measureable both in simulation and in hardware In our simplified small-signal model, ω T = g m /C gg (C dd usually some fixed multiple relative to C gg, so ω T is a good FoM to capture this too.) Lower V* results in better current efficiency, but lower ω T Best balance depends on transistor characteristics, desired gain-bandwidth More on that next lecture EE 240B Lecture 2 13

What About L? How does transistor L affect V*? How does transistor L affect ω T? EE 240B Lecture 2 14

Transistor FoM #3: a v0 Most of the time you don t actually care about value of r o itself Just care about how it impacts circuit-level specifications Most commonly, gain (A V ) So, often use intrinsic gain a v0 = g m *r o instead Still measurable (from I-V curves) in both simulation and hardware EE 240B Lecture 2 15

Example Usage of a v0 EE 240B Lecture 2 16

Intrinsic Gain vs. L EE 240B Lecture 2 17

Intrinsic Gain vs. V DS EE 240B Lecture 2 18

Loose End #1 Talked about transistors so far as if they all have the same FoMs for given W, L, V GS, V DS, If you have 5 billion transistors on a single chip, do you think all of those transistors behave exactly the same? If you ship 100 million chips, do you think all of those chips will have the same specifications? EE 240B Lecture 2 19

Process Corners EE 240B Lecture 2 20

Loose End #2 Carusone, Johns, Martin, Analog Integrated Circuit Design, 2 nd Edition, Wiley, 2011, p. 31. EE 240B Lecture 2 21

Small Signal Capacitances Subthreshold Triode Saturation C GS C ol C GC /2 + C ol 2/3 C GC + C ol C GD C ol C GC /2 + C ol C ol C GB C GC C CB 0 0 C SB C jsb C jsb + C CB /2 C jsb + 2/3 C CB C DB C jdb C jdb + C CB /2 C jdb C C GC CB = = C ε x ox Si d WL WL EE 240B Lecture 2 22

Complete Small Signal Model [ B. Murmann ] EE 240B Lecture 2 23

To Make Matters Worse Image from Intel/www.legitreviews.com EE 240B Lecture 2 24

More Complete Small Signal Model EE 240B Lecture 2 25

So What Do We Do? EE 240B Lecture 2 26

So What Do We Do? EE 240B Lecture 2 27

Final Note on Simplified Small Signal Model EE 240B Lecture 2 28