EC/EE DIGITAL ELECTRONICS

Similar documents
II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Introduction to Power Semiconductor Devices

Session 0: Review of Solid State Devices. From Atom to Transistor

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

CLASS 12th. Semiconductors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

SOLID STATE ELECTRONICS DIGITAL ELECTRONICS SOFT CONDENSED MATTER PHYSICS

EE 3329 Electronic Devices Syllabus ( Extended Play )

Semiconductor Physics fall 2012 problems

Philadelphia University Faculty of Engineering

Introduction to Transistors. Semiconductors Diodes Transistors

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)


Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Electronic Devices & Circuits

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY VIRUDHUNAGAR Department of Electronics and Communication Engineering

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Sample Test Paper - I

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Spring Semester 2012 Final Exam

Philadelphia University Student Name: Student Number:

Fundamentals of Digital Design

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE. Energy Band Diagram of Conductor, Insulator and Semiconductor:

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Lecture 10: Synchronous Sequential Circuits Design

Semiconductor Physics Problems 2015

Chapter 13 Small-Signal Modeling and Linear Amplification

Current mechanisms Exam January 27, 2012

Time: 3hrs Max. Marks: 75 SECTION - A. Answer ALL questions. 4 X 15 =60M

EE301 Electronics I , Fall

The Devices: MOS Transistors

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Metal-oxide-semiconductor field effect transistors (2 lectures)

Sample Copy. Not For Distribution.

Show that the dual of the exclusive-or is equal to its compliment. 7

S No. Questions Bloom s Taxonomy Level UNIT-I

Combinational Logic. By : Ali Mustafa

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

The Devices. Jan M. Rabaey

Solid State Electronics. Final Examination

MOS Capacitors ECE 2204

CPE100: Digital Logic Design I

ST. THOMAS COLLEGE, BHILAI MONTHLY TEACHING SCHEDULE,

Conductivity and Semi-Conductors

Review of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon

Physics of Semiconductors 8 th

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Semiconductor Physics fall 2012 problems

ECE 340 Lecture 27 : Junction Capacitance Class Outline:

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Diodes. EE223 Digital & Analogue Electronics Derek Molloy 2012/2013.

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

B. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true

Floating Point Representation and Digital Logic. Lecture 11 CS301

GATE SOLVED PAPER - EC

MOSFET: Introduction

Classification of Solids

DIGITAL LOGIC CIRCUITS

Session 6: Solid State Physics. Diode

Chapter 7. The pn Junction

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

ITT Technical Institute ET215 Devices I Unit 1

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

S.E. Sem. III [ETRX] Electronic Circuits and Design I

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

Lecture (02) PN Junctions and Diodes

Lecture 12: MOS Capacitors, transistors. Context

EECS130 Integrated Circuit Devices

n N D n p = n i p N A

Tips and warming up words

Misan University College of Engineering Electrical Engineering Department. Exam: Final semester Date: 17/6/2017

junctions produce nonlinear current voltage characteristics which can be exploited

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

Semiconductor Physics. Lecture 6

3 Logic Function Realization with MSI Circuits

Appendix 1: List of symbols

Semiconductor Devices and Circuits Fall Midterm Exam. Instructor: Dr. Dietmar Knipp, Professor of Electrical Engineering. Name: Mat. -Nr.

Chapter 6: Field-Effect Transistors

Synchronous Sequential Circuit Design. Digital Computer Design

GaN based transistors

MOS Transistor I-V Characteristics and Parasitics

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

COMBINATIONAL LOGIC FUNCTIONS

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Fundamentals of Semiconductor Physics

Transcription:

EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer Question No.1 Compulsory. Answer One Question from each Unit. b) Represent 15,26 in base 4 format c) How can you find a XS-3 code value from a 4 bit binary code d) Define Synchronous sequential circuit. e) Draw DTL circuit of OR gate f) Prove XOR and XNOR are complements each other g) Define Gray code h) Draw full adder using half addres and any basic gate i) Represent 27 in XS-3 format j) (491) 10 =( ) 5 k) Difference between latch and flip flop l) Define State model UNIT-I Maximum marks:60 12X1=12 M 4X12=48 M 2. a) Represent F(A,B,C,D)= (A+C)(B+C)(A 1 +D 1 )B 1 in standard canonical form. b) Define full Subtractor? Explain with truth table. 3. a) Using 10s complement, subtract i) 72532-3250 ii) 3250-72532 b) Draw the truth table of gray to binary converter with logic diagram. UNIT-II 4. a) Implement f= (0,1, 4, 6,8,10,12,13,15) using 2X1 MUX. b) Draw the circuit of BCD adder and explain. 5. a) Draw & Explain 7 segment decoder with truth table. b) Design f= (0,1,3, 6,8,9,10,12,13,15) using DeMUX. 1 P.T.O

UNIT-III 6. a) Explain about Synchronous ripple counter. b) Derive the characteristic equation of JK flip flop 7. Design and perform left shift and right shift for the data 10110101. UNIT-IV 8. a) Write about Mealy state model b) Explain the state machine capabilities and limitations in detail. 9. a) Draw the circuit for Moore type FSM b) Compare Mealy and Moore type FSM 2

EC/EE/EI 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE/EI ELECTRONIC DEVICES & CIRCUITS Time: Three Hours Answer Question No.1 Compulsory. Answer One Question from each Unit. 1. a) Write the difference between Donor and Acceptor b) What is Forbidden energy band? c) Define Hall effect d) What is depletion region e) Define Rectifier f) Define Static resistance g) Write the applications of LED h) Draw the basic structure of PN diode i) Draw the circuit diagram of CC configuration j) Define stability factor k) List the modes of operation of BJT l) Define operating point m) List the merits of JFET n) Compare DMOSFET and EMOSFET UNIT-I 2. a) Discuss the structures of Intrinsic and Extrinsic semiconductors b) Explain the terms carrier drift and carrier diffusion. 3. a) Derive the equations for Hall voltage and Hall coefficient. Maximum marks:70 14X1=14 M 4X14=56 M b) Write a short notes on Statistical machines and electrical conduction in solids. UNIT-II 4. a) Explain the V-I characteristics PN junction diode b) Derive the equations for Transition capacitance and Diffusion capacitance. 5. a) Write the differences between Half wave and Full wave rectifiers b) Draw and explain the energy band structure of Tunnel diode. 1 P.T.O

UNIT-III 6. a) Explain the modes of operation of NPN transistor. b) Explain input and output characteristics of CE configuration. 7. a) Derive the equation for stability factor for fixed bias. b) A transistor self bias circuit having V cc =24V, R c =2 K, =50, V BEact =0.2V, R 1 =100K, R 2 =5K, and R E =100 calculate I B, VCE, I C and stability factor. UNIT-IV 8. a) Why JFET is called voltage controlled device? Explain with neat diagrams. b) Explain the Capacitance-Voltage characteristics of MOSFET 9. a) Explain Non-ideal effects of junction field effect transistor b) Draw ad explain two terminal MOS structure. 2

EC/EE/EI 214 (RR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE/EI ELECTRONIC DEVICES Time: Three Hours 1. a) What is doping Answer Question No.1 Compulsory. Answer One Question from each Unit. b) What is carrier life time c) What is extrinsic semi conductor? d) Compare V-I characteristics of G e and S i for PN diode e) Write the specifications of diode? f) Draw the circuit diagram of CC configuration g) Compare PNP and NPN transistors. h) What is base width modulation? i) Define stabilization? j) Draw the diode compensation circuit k) Why the gate current is neglected l) Draw the construction diagram of UJT. m) Why FET called voltage controlled device? n) What is threshold voltage V T? UNIT-I 2. a) Classify the materials based on the energy band diagram. b) Draw and explain Fermi levels in an intrinsic semi conductor. 3. a) Explain Hall effect with neat diagram. b) With suitable equations explain Law of mass action. UNIT-II 4. a) Explain Quantitative theory of PN junction diode b) Compare LED and LCD and write its applications. 5. a) Explain diffusion capacitance of PN diode and write its limitations b) Draw and explain V-I characteristics Avalanche diode. 1 Maximum marks:70 14X1=14 M 4X14=56 M P.T.O

UNIT-III 6. a) Explain the construction and operation of NPN Transistor. b) Derive the equation for stability factor for voltage divider bias. 7. a) Draw and explain the input and output characteristics of Common Emitter Configuration. b) Write short notes on (i) Photo transistor (ii) Thermal stability UNIT-IV 8. a) Describe the operation Depletion type MOSFET b) With suitable expressions explain the self biasing method for JFET? 9. a) Explain two transistors analogy of SCR and write its merits and demerits. b) Explain the construction and characteristics of TRAIC. 2

EC/EE/EI 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 2016 First Semester EC/EE/EI ELECTRONIC DEVICES & CIRCUITS Time: Three Hours Answer Question No.1 Compulsory Answer ONE question from each Unit 1. a. Write the difference between Insulator and Semiconductor. b. What is extrinsic semiconductor? c. What is Accepter? d. Define Fermi level? e. Define cutin voltage f. Define Ripple factor g. Write the applications of PN junction diode h. Define Diffusion capacitance. i. Define Q point? j. Draw the circuit of fixed bias k. What is current amplification factor? l. What is base width modulation? m. Write the difference between EMOSFET and DMOSFET n. Write the applications of FET 2. a. Explain the Density of states function. UNIT-I b. Derive the equations for Hall voltage and Hall coefficient. 3. a. Explain the statistics of Donors and Acceptors Maximum marks:70 14X1=14 M 4X14=56 M b. Write a short notes on (i) Graded impurity distribution (ii) Fermi level UNIT-II 4. a. Explain the basic structure of PN Junction Diode. b. For a silicon diode, ND N A. The internal contact potential is 0.5 V and a reverse voltage of 10V is applied to the junction. If the concentration of donor impurity is 10 15 per cm 3, calculate electric field intensity and transition capacitance per unit area. 1 P.T.O

5. a. Explain the principle of operation of LED and write its applications. b. Derive the equation for ripple factor and efficiency of half wave rectifier. UNIT-III 6. a. Compare CB,CE and CC configurations. b. Explain the principle of operation of photo transistor and write its applications. 7. a. Define stability factor and Derive the equation for stability factor for voltage divider bias. b. Write a short note on (i) Thermal Runaway (ii) Bias stability UNIT-IV 8. a. Describe the operation of n-channel JFET. b. Draw and explain Two terminal MOS structure. 9. a. Draw and explain the characteristics of Enhancement type MOSFET b. Explain Non-ideal effects of junction field effect transistor. 2

EC/EE/EI 214 (RR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 2016 First Semester EC/EE/EI ELECTRONIC DEVICES Time: Three Hours Answer Question No.1 Compulsory Answer ONE question from each Unit 1. a. Define conductivity. b. What is Diffusion Current? c. Define Fermi level d. Define Diffusion capacitance e. Define Cutin voltage f. What is valley voltage? g. Write the applications of varactor diode h. Define early effect. i. What is biasing? j. Define Thermal Stability. k. Draw the construction diagram of SCR. l. What is unipolar device? Write example m. Write the difference between BJT and JFET? n. Write the applications of DIAC? UNIT-I 2. a. Explain the carrier concentration in an intrinsic semi conductor. b. Derive the Diode current equation. Maximum marks:70 14X1=14 M 4X14=56 M 3. a. How to determine whether a given semiconductor is n-type or p-type? Explain in detail. b. State and explain Law of mass action. UNIT-II 4. a. Derive and explain Diffusion and Transition capacitances. b. Explain the breakdown mechanisms of Zener diode. 5. a. Explain the Temperature effects on PN diode. b. Write a note on (i) Varactor diode (ii) Photo diode P.T.O

UNIT-III 6. a. Draw and explain the current components in NPN and PNP transistors b. What is current amplification factor? Derive the relation between and 7. a. Derive the equation for stability factor for self bias for BJT. b. Write a short note on (i) Diode compensation (ii) Sensistor compensation UNIT-IV 8. a. With suitable expressions explain the voltage divider bias for JFET. b. Draw and explain the characteristics of enhancement type MOSFET. 9. a. Explain the constructional details and characteristics of TRAIC and write its Applications. b. Describe the operation and characteristics of UJT with neat diagram. 2

2024 © sciencedocbox.com Privacy Policy | Terms of Service | Feedback