UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Similar documents
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Midterm I - Solutions

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

EECS130 Integrated Circuit Devices

Semiconductor Physics fall 2012 problems

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Semiconductor Physics Problems 2015

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

Section 12: Intro to Devices

EECS130 Integrated Circuit Devices

Section 12: Intro to Devices

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Electrical Characteristics of MOS Devices

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Current mechanisms Exam January 27, 2012

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 04 Review of MOSFET

Semiconductor Physics fall 2012 problems

an introduction to Semiconductor Devices

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Midterm I

Spring Semester 2012 Final Exam

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

Quiz #1 Practice Problem Set

MOS CAPACITOR AND MOSFET

Extensive reading materials on reserve, including

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Spring 2009.

Lecture 12: MOS Capacitors, transistors. Context

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Session 6: Solid State Physics. Diode

Classification of Solids

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor I-V Characteristics and Parasitics

Class 05: Device Physics II

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Semiconductor Physics and Devices

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Schottky diodes. JFETs - MESFETs - MODFETs

Long Channel MOS Transistors

Surfaces, Interfaces, and Layered Devices

Appendix 1: List of symbols

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Electrostatics of Nanowire Transistors

FIELD-EFFECT TRANSISTORS

Make sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Chapter 7. The pn Junction

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EECS130 Integrated Circuit Devices

Schottky Rectifiers Zheng Yang (ERF 3017,

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Metal-oxide-semiconductor field effect transistors (2 lectures)

Figure 3.1 (p. 141) Figure 3.2 (p. 142)

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 340 Lecture 21 : P-N Junction II Class Outline:

8. Schottky contacts / JFETs

EE 560 MOS TRANSISTOR THEORY

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

EE 3329 Electronic Devices Syllabus ( Extended Play )

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

ECE 440 Lecture 20 : PN Junction Electrostatics II Class Outline:

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.

Lecture 12: MOSFET Devices

V BI. H. Föll: kiel.de/matwis/amat/semi_en/kap_2/backbone/r2_2_4.html. different electrochemical potentials (i.e.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET: Introduction

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

6.012 Electronic Devices and Circuits

ECE 305 Exam 2: Spring 2017 March 10, 2017 Muhammad Alam Purdue University

Semiconductor Junctions

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

6.012 Electronic Devices and Circuits

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

EE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level

Session 0: Review of Solid State Devices. From Atom to Transistor

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

6.012 Electronic Devices and Circuits Spring 2005

Lecture #27. The Short Channel Effect (SCE)

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

6.012 Electronic Devices and Circuits

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Semiconductor Devices and Circuits Fall Midterm Exam. Instructor: Dr. Dietmar Knipp, Professor of Electrical Engineering. Name: Mat. -Nr.

VLSI Design and Simulation

Lecture 3: CMOS Transistor Theory

MENA9510 characterization course: Capacitance-voltage (CV) measurements

ECE 340 Lecture 39 : MOS Capacitor II

ECE 305 Exam 3: Spring 2015 March 6, 2015 Mark Lundstrom Purdue University

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006

The pn junction. [Fonstad, Ghione]

MOS Capacitors ECE 2204

Transcription:

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are allowed. Problem 1 20 Problem 2 25 Problem 3 25 Problem 4 30 Total 100

Physical Constants Electronic charge q 1.602 10-19 C Permittivity of vacuum ε 0 8.845 10-14 F cm -1 Relative permittivity of silicon ε Si /ε 0 11.8 Relative permittivity of SiO 2 ε Si02 /ε 0 3.9 Ratio of permittivity of Si/SiO 2 ε Si /ε SiO2 3 Boltzmann s constant k 8.617 x 10-5 ev/ K or Thermal voltage at T = 300K kt/q 0.026 V 1.38 10-23 J K -1 Effective density of states N c 2.8 x 10 19 cm -3 Effective density of states N v 1.04 x 10 19 cm -3 Electron Affinity of Silicon χ 4.05eV Silicon Band Gap E G 1.12eV

MOSCAP Warmup [20pts] The energy band diagram for an ideal MOS-C operated with gate oxide thickness T OX =0.2 µm at T = 300 K is sketched in the figure below. Note that the applied gate voltage causes band bending in the semiconductor such that E F = E i at the Si-SiO 2 interface. Invoke the delta-depletion approximation as required in answering the questions that follow. [3 pts] Sketch the electrostatic potential (φ) inside the semiconductor as a function of position.

[3 pts] Roughly sketch the electric field inside the oxide and semiconductor as a function of position [2 pts] Do equilibrium conditions prevail inside the semiconductor? Explain. [3 pts] Roughly sketch the electron concentration versus position in the semiconductor. [3 pts] What is the electron concentration at the Si-SiO 2 interface? n = cm -3

[6 pts] Find the channel doping N D, surface potential φ S, and gate voltage V G. N D = cm -3 φ S = ev V G = V

PN vs MS diodes [25pts] Consider two devices, one PN junction and one MS junction: The PN junction has a p-type Si region with Φ p =4.96eV and an N-type region with Φ n =4.13 ev, the MS junction has a p-type Si region with Φ p =4.96eV and a metal with Φ M =4.13. Answer the following questions: [6 pts] What is V bi for each of these devices? V bi (PN) = V bi (MS) = [4 pts] Which of these devices has a higher reverse leakage current? Why? [6 pts] What is the reverse bias capacitance C J for each of these devices at V A =1V? C J (PN) = C J (MS) =

[5 pts] Suppose you used each one of these devices as a photodiode by shining light on the junction. Which one of these devices is more likely to have a higher efficiency (photons in vs. current out?). Why?

MOSCAP C-V curve [25 pts] All curves you will draw in this question will be graded qualitatively and not quantitatively. [10 pts] Given below is a low frequency CV curve of a MOSCAP with oxide thickness T ox =10 nm, gate work function Φ Μ = 4.51eV, and substrate doping density of N SUB = 10 15 cm -3. What type of dopant (donor or acceptor) is used in the silicon substrate? Calculate the ratio of C min /C ox, V 1 and V 2. Dopant Type (Circle one): Donor or Acceptor C min /C ox = V 1 = V V 2 = V [5pts] Given below is the low frequency C-V curve of a MOSCAP. Draw a second low frequency curve corresponding to the same device, but with a fixed positive oxide charge at the interface of the oxide and the substrate. SHAPE \* MERGEFORMAT [5 pts] Given below is the low frequency C-V curve of a MOSCAP with metal gate. The work function of the metal is Φ Μ = 4.05eV. Redraw the low frequency C-V curve if the gate were made out of P+ Poly instead of metal. (Note: include poly depletion effect).

[5 pts] Given below is the low frequency C-V curve of a MOSCAP with metal gate. The work function of the metal is Φ Μ = 4.05eV. Redraw the low frequency C-V curve if the gate were made out of N+ Poly instead of metal. Assume that the electron affinity for Si is 4.1 ev and the band gap is 1.1 ev. (Note: include poly depletion effect).

4. Schottky Barrier MOSFET [30pts] In recent years, MOSFET-like structures with metal S/D contacts (rather than heavily doped semiconductor contacts) have received considerable attention due to a number of potential benefits that their offer. These devices are often called Schottky barrier (SB) MOSFETs. Assume a SB-MOSFET structure as shown below with SB height of 0.3 ev at the source and drain for holes. The body is an n-type Si. [8 pts] Draw two separate band diagrams for this device from source to drain (along the dashed line), one for the ON-state and the other for the OFF-state for a finite V DS value below the pinch-off. Label E c, E v, Φ B, Fermi (or quasi Fermi) levels, source/drain, and V DS on the two diagrams.

[6 pts] What are the three possible carrier injection mechanisms from the source to the semiconductor? Briefly explain each mechanism. 1. 2. 3. [3 pts] Redraw the band diagram for the ON-state from part a). On this diagram clearly show and label the three carrier injection mechanisms at the source by using arrows.

[6 pts] Qualitatively draw the I DS -V DS characteristic of this device for an arbitrary gate voltage value where V G <V T. When plotting the curve, make sure that your maximum V DS is higher than the pinch-off voltage. (Hint: when drawing the I-V curve for this device think how it should be different than a conventional MOSFET with doped contacts) [7 pts] Fill in the blank cells in the table, using the following symbols: for increase, for decrease, and for no change. If the cell has already been provided with an X it means that you are not responsible for filling that cell out. When moving along a row, consider only the change brought on due to the parameter specified in the first cell of that row. (Note: N d is the doping density of the Si body, T ox is the oxide thickness, and W dep and C dep are the depletion width and capacitance respectively) N d T ox SB height at drain SB height at source W dep at source X C dep at drain X Metal (drain) Metal (source) oxide n-type Si body Gate