Development Software of Al-SiO 2 -Si MOS IV Characterization in Accumulation Case

Similar documents
Current mechanisms Exam January 27, 2012

EECS130 Integrated Circuit Devices

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

ECE 340 Lecture 39 : MOS Capacitor II

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study

Long Channel MOS Transistors

Semiconductor Physics and Devices

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Spring Semester 2012 Final Exam

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Effective masses in semiconductors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 12: MOS Capacitors, transistors. Context

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

MOS Transistor I-V Characteristics and Parasitics

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

an introduction to Semiconductor Devices

Lecture 22 Field-Effect Devices: The MOS Capacitor

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Schottky Rectifiers Zheng Yang (ERF 3017,

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Semiconductor Physics fall 2012 problems

Classification of Solids

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

MOS CAPACITOR AND MOSFET

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors

8. Schottky contacts / JFETs

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

MOS Capacitors ECE 2204

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Schottky diodes. JFETs - MESFETs - MODFETs

IOP Conference Series: Materials Science and Engineering. Related content PAPER OPEN ACCESS

Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT

Surfaces, Interfaces, and Layered Devices

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

MOSFET: Introduction

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Electrostatics of Nanowire Transistors

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Introduction to Power Semiconductor Devices

Thermionic Emission Theory

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric

CLASS 12th. Semiconductors

Recitation 17: BJT-Basic Operation in FAR

Chapter 1 Overview of Semiconductor Materials and Physics

Lecture 6: 2D FET Electrostatics

6.012 Electronic Devices and Circuits

Section 12: Intro to Devices

IN nanotechnology and microelectronics where low power

EE 3329 Electronic Devices Syllabus ( Extended Play )

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

Lecture 5: CMOS Transistor Theory

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Lecture 3: CMOS Transistor Theory

Part 5: Quantum Effects in MOS Devices

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

3. Two-dimensional systems

Quantum Device Simulation. Overview Of Atlas Quantum Features

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Lecture 7 MOS Capacitor

Midterm I - Solutions

This is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Simulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique

Thermionic emission vs. drift-diffusion vs. p-n junction

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

Section 12: Intro to Devices

Available online at ScienceDirect. Procedia Materials Science 11 (2015 )

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Choice of V t and Gate Doping Type

AS MOSFETS reach nanometer dimensions, power consumption

Effect of non-uniform distribution of electric field on diffusedquantum well lasers

Semiconductor Module

The pn junction. [Fonstad, Ghione]

Lecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38)

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

Lecture 9. Strained-Si Technology I: Device Physics

Transcription:

Applied Physics Research; Vol. 7, No. ; 015 ISSN 1916-9639 E-ISSN 1916-9647 Published by Canadian Center of Science and Education Development Software of -SiO -Si MOS IV Characteriation in Accumulation Case Yuyu Rachmat Tayubi 1, Agus Danawan 1, Lilik Hasanah 1 & Endi Suhendi 1 1 Department of Physics Education, Faculty of Mathematics and Natural Sciences Education, Indonesia University of Education (UPI), Jl. Dr. Setiabudhi No 9, Bandung 40135, Indonesia Correspondence: Lilik Hasanah, Department of Physics Education, Faculty of Mathematics and Natural Sciences Education, Indonesia University of Education (UPI), Jl. Dr. Setiabudhi No 9, Bandung 40135, Indonesia. E-mail: lilikhasanah@upi.edu Received: January 1, 014 Accepted: January, 015 Online Published: March 17, 015 doi:10.5539/apr.v7np78 URL: http://dx.doi.org/10.5539/apr.v7np78 Abstract In this research we develop a software for calculating IV characteristics of -SiO -Si MOS in Accumulation case. The software can be used as a electrical characteriation tool of MOS structures in order to analye electrical properties of -SiO -Si based MOS in Accumulation case. Simulation results show that tunneling current increase exponentially with increase in ide voltage. Keywords: software, IV characteriation, -SiO -Si MOS, accumulation case 1. Introduction Device sie is getting smaller nowadays, which make it a limiting factor for the device s performance. There are several carrier transport models, but the most popular model is drift-diffusion transport model. Quantum effects has become more important and need to be calculated when device s sie gets smaller. Several models, that taking account of quantum effects, have put boundaries in order to simplify calculation so that it makes inaccurate modeling (Vexler M. I, et al., 001, Ranuare J C, et al., 006). Most analytical formulation of tunneling current in Metal-Oxide-Semiconductor (MOS) structure assumes that longitudinal and transversal components of electron movement are uncoupled. Electron transport becomes ballistic when device s sie gets smaller. Coupling effects between longitudinal and transversal components of electron movement cannot be ignored when electron velocity is higher than thermal injection velocity (Mao, 007). Besides, semiconductor is considered as an isotropic (Clerc R, et al., 00, Mao, 007). Silicon semiconductor is indirect bandgap material, so has to be treated as anisotropic material (Rahman A, 005). When positive or negative bias is applied to ideal MOS capacitor, basically there are three possible cases of what happed to the surface of the semiconductor, accumulation, depletion, and inversion [Se S.M et al., 007]. In this research, we calculated tunneling current for accumulation case.. Method Figure 1 shows ideal potential profile of MOS structure in accumulation case. This condition happens when negative voltage (V < 0) is applied to metal side of the MOS. We assumed the semiconductor is highly doped so that bending can be ignored. In accumulation case, majority carrier (hole) will be accumulated near semiconductor and will push electrons to tunnel from metal through ide into semiconductor. Potential profile is given by the following equation: qv V ( ) = Φ qv 0 ( metal) ( ide) ( semiconductor) (1) For accumulation case, Schrödinger equation is (Mao, 007) 78

www.ccsenet.org/apr Applied Physics Research Vol. 7, No. ; 015 m k + V ( ) m r m 1 m ϕ ( ) = E ϕ( ) where m is effective electron mass of ide, m is transversal effective electron mass in metal region, k is transversal wave vector of electron in plane parallel to /SiO r interface, and E is longitudinal energy of tunneling electron in metal. Solution to equation 4 above will be used to obtain transmittance value. () Figure 1. Energy band gap diagram for ideal MOS /SiO /Si capacitor in accumulation case The obtained transmittance value will then be used to calculate the density of tunneling current J using this equation [Khairurrijal, et al., 000], J = 0 em π T ( E ) f ( ) ) 3 R E f L E ( E de de (3) where fr(e) and fl(e) is Fermi distribution function in the region to the right and left and T(E) is transmission coefficient obtained by solving above Schrödinger equation. 3. Results The software is developed using Mathematica package and utiliing internal functions and libraries available to perform specific calculation of transmittance value and tunneling current characteriation. We use Mathematica version 8.0 environment to develop the software. Figure shows the flowchart of the software. Because of the software used Mathematica s internal library that executed directly by Mathematica s kernel, the developed software cannot run standalone as an executable file (.exe), but need to run from inside Mathematica environment itself. The software is then used to calculate the probability of electron that can get through depletion region and simulate the graph of tunneling current characteristics to forward bias voltage in -SiO -Si junction. 79

www.ccsenet.org/apr Applied Physics Research Vol. 7, No. ; 015 Figure. Software flowchart 4. Discussion The calculation result is shown as a plot between V (ide voltage) and I (tunneling current), which is shown in the lower area of the software interface. The software interface is shown in Figure 3. Figure 3. Software user interface. 80

www.ccsenet.org/apr Applied Physics Research Vol. 7, No. ; 015 Figure 4. Graph between tunneling current and ide voltage The calculation result done by the software is shown in Figure 4. In the accumulation case, electrons move from metal through ide to semiconductor. Metal and ide are isotropic materials so they provide the same value of electron effective mass in both calculation models. The same value of electron effective mass in and SiO from both calculations leads to the same behavior of the current. From the graph it can be seen that the density of the tunneling current increase exponentially with the increase in ide voltage. We have developed the software to simulate the IV characteristics of -SiO -Si MOS in Accumulation case. The developed software can be used as a learning tool to analye electrical properties of -SiO -Si-based MOS in Accumulation case. The result of the simulation has shown that the tunneling current increase exponentially by increase in ide voltage. Acknowledgments This work was financially supported by the Directorate General of Higher Education, Ministry of National Education of the Republic of Indonesia under PPKBK Universitas Pendidikan Indonesia Grant in the fiscal year of 014. References Clerc, R., De Salvo, B., Ghibaudo, G., Reimbold, G., & Pananakakis, G. (00). Electrical characteriation and modeling of MOS structures with an ultra-thin ide. Solid-State Electronics, 46(3), 407-416. http://dx.doi.orrg/10.1016/s0038-1101(01)00113-7 Miubayashi, W., Miyaaki, S., & Hirose, M. (000). Analytic model of direct tunnel current through ultrathin gate ides. Journal of Applied Physics, 87(6), 3000-3005. http://dx.doi.orrg/10.1063/1.3790 Mao, L. (007). The effects of the injection-channel velocity on the gate leakage current of nanoscale MOSFETs. Electron Device Letters, IEEE, 8(), 161-163. http://dx.doi.orrg/10.1109/led.006.88914 Rahman, A., Lundstrom, M. S., & Ghosh, A. W. (005). Generalied effective-mass approach for n-type metal-ide-semiconductor field-effect transistors on arbitrarily oriented wafers. Journal of applied physics, 97(5), 05370. http://dx.doi.orrg/10.1063/1.1845586 Ranuare, J. C., Deen, M. J., & Chen, C. H. (006). A review of gate tunneling current in MOS devices. Microelectronics reliability, 46(1), 1939-1956. http://dx.doi.orrg/10.1016/j.microrel.005.1.006 Se, S. M., & Ng, K. K. (007). Physics of semiconductor devices. John Wiley & Sons. 81

www.ccsenet.org/apr Applied Physics Research Vol. 7, No. ; 015 Vexler, M. I., Asli, N., Shulekin, A. F., Meinerhagen, B., & Seegebrecht, P. (001). Compact quantum model for a silicon MOS tunnel diode. Microelectronic engineering, 59(1), 161-166. http://dx.doi.orrg/10.1016/10. 1016/S0167-9317(01)00660-8 Copyrights Copyright for this article is retained by the author(s), with first publication rights granted to the journal. This is an open-access article distributed under the terms and conditions of the Creative Commons Attribution license (http://creativecommons.org/licenses/by/3.0/). 8