CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

Similar documents
DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

ADC IF1_P IF1_N INT_OSC_EN INT_OSC_EN ADC_PWDN ADC_PWDN INT_OSC_EN ADC_PWDN UC_CTRL[1-2] UC_DATA[0-7] FPGA_PROG[1-5] RF_POWER_DET

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

Changed in Rev.3. Title. Revision: Size: A4 Number:

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

POWER-ON RESET CIRCUIT

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

NOTE: please place R8 close to J1

XO2 DPHY RX Resistor Networks

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

U1-1 R5F72115D160FPV

5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

MSP430F16x Processor

SVS 5V & 3V. isplsi_2032lv

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

Generated by Foxit PDF Creator Foxit Software For evaluation only.

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

HF SuperPacker Pro 100W Amp Version 3

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

RTL8211DG-VB/8211EG-VB Schematic

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

MT9V128(SOC356) 63IBGA HB DEMO3 Card

GR-PEACH(mbed-RZ/A1) Circuit schematic X28

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

CONTENTS: REVISION HISTORY: NOTES:

P&E Embedded Multilink Circuitry

ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

NXP Automotive S12ZVMBEVB C U S T O M E R E V B

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

3JTech PP TTL/RS232. User s Manual & Programming Guide

PCnet-FAST+ Am79C PQFP

1 TITLE PAGE NOTE: NOTES IN GREEN TEXT ARE GENERAL DESIGN OR SCHEMATIC NOTES

MCU PINS U1-4 OSCIN OSCIN K1 KELVIN_GND L2 OSCOUT L1 TCK TCK KELVIN_GND OSCOUT TCK RTCK TDI TDO TMS TRST A16 TDI TDI A17 TDO TDO C18 TMS TMS

Revision History. EFM32PG12 Pearl Gecko STK. Description. Board Function Page. EFM32PG12 Pearl Gecko Starter Kit. Title Page 1.

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

P/N A042C868 TO PUMP CONTROLLER TB-307 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 47 LED 58 K15 U18(P2) U14(P1) U18(P1) U18(P0) +10V

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

VCC R4 10K ANA1 EXT-A1 EXT-A2 ANA2 C10 10NF/50V C11. DispKey.sch EXT-DATA EXT-SCK LCD-E KEY-E LCD-E. U_SpiUsb SpiUsb.

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

DOCUMENT NUMBER PAGE SECRET

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

Quickfilter Development Board, QF4A512 - DK

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

HIgh Voltage chip Analysis Circuit (HIVAC)

All use SMD component if possible

Table of Contents 1 TITLE PAGE

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

CPU AML8613 USB HOST JTAG KEY CARD Block RCA-3 AUDIO 2CH COAX OUTPUT. pin140/tms pin141/tdi pin142/tck pin143/tdo

Transcription:

V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RS_ontrol N_RS_ontrol 0R R 0R R Effective resistance should be 0 Ohms Effective resistance should be 0 Ohms oinel Technology Solutions LLP N Size ocument Number Rev <oc>.0 ate: Sunday, July 0, 0 Sheet o f

00nF Vcc 0K E R O 0MHZ_LK ENET_REF_LK ENET_MIO ENET_M 0MHZ_LK V 0K R0.K R L FR 00nF ETHERNET SETION Y OS_0MHz LE_LINK LE_SPEE LE_T 00nF is connected to P. ENET_TX0 ENET_TX ENET_RS ENET_RX0 ENET_RX ENET_REF_LK ENET_M ENET_MIO 00nF ENET_TX0 ENET_TX ENET_RS ENET_RX0 ENET_RX ENET_REF_LK ENET_M ENET_MIO R+ R+ R- R- 00nF R R 0 R N N R K R 0 K R N N T+ 0 T- LE_LINK LE_T N LE_SPEE RIS PFOUT V RESERVE 0 RESERVE _ PFIN T+ T- R+ R- TX+ TX- RX+ RX- J T+ T T- R+ T R- N G_LE+ 0 G_LE- Y_LE+ Y_LE- RJ_MGNETIS ENET_RS ENET_RX0 ENET_RX ENET_TX0 ENET_TX 00nF 00nF R R R0 R R R R PFOUT R K 0 U IO X X IOV M 0 MIO 0 RESET_N LE_LINK/N0 LE_SPEE/N PFIN RX_LK RX_V/MII_MOE RS/RS_V/LE_FG RX_ER/MIX_EN OL/PHY0 RX_0/PHY RX_/PHY RX_/PHY RX_/PHY IO_ IOV_ P TX_LK TX_EN TX_0 TX_ TX_ TX_/SNI_MOE PWR_OWN/INT RESERVE RESERVE RESERVE RESERVE RESERVE 0K R 0 LE_T/OL/N_EN MHz_OUT R+ R- P T+ T- PFOUT PFOUT oinel Technology Solutions LLP ETHERNET R.R 00nF.R 00nF R R K R R 0 0 R R 0 0 T+ T- Size ocument Number Rev ustom.0 00nF R + 0uF.R.R R0 00nF ate: Sheet o f

V V 00nF V V 00nF ONNET L FR L FR L FR L FR URT_TX URT_RX UF UF TO TI TMS TRST TK RST# RTK 0nF PWM_. PWM_. PWM_. PWM_. PWM_. PWM_. 0nF ONNET P.0/L URT_TX_ URT_RX_ 0 00 0 0 U VT V_Reg_ V_Reg_ VREF+ VREF- N V VSS TO/SWO TI TMS/SWIO TRST TK/SWLK nreset RTK RSTOUT P.0/PWM./TX P./PWM./RX P./PWM./TS/TRET P./PWM.//TRET P./PWM./SR/TRET P./PWM./TR/TRET0 P./PP.0/RI/TRELK P./R/RTS P./T/TX P./US_ONNET/RX P.0/nEINT0/NMI P./nEINT/ISTX_LK P./nEINT/ISTX_WS P./nEINT/ISTX_S P./MT0.0/PWM. P./STLK/MT0./PWM. P./RX_MLK/MT.0/TX P./TX_MLK/MT./RX V V V V 00nF LPXX VSS VSS VSS VSS VSS VSS 00nF 00nF 0 00nF P0.0/R/TX/S P0./T/RX/SL P0./TX0/0. P0./RX0/0. P0./ISRX_LK/R/P.0 0 P0./ISRX_WS/T/P. P0./ISRX_S/SSEL/MT.0 P0./ISTX_LK/SK/MT. P0./ISTX_WS/MISO/MT. P0./ISTX_S/MOSI/MT. P0.0/TX/S/MT.0 P0./RX/SL/MT. P0./TX/SK0/SK P0./RX/SSEL0/SSEL P0./TS/MISO0/MISO 0 P0.//MOSI0/MOSI P0./SR/S P0.0/TR/SL P0./RI/R P0./RTS/T P0./0.0/ISRX_LK/P.0 P0./0./ISRX_WS/P. P0./0./ISRX_S/TX P0./0./OUT/RX P0./S0/US_S P0./SL0/US_SL P0./US_P P0.0/US_N 0 P.0/ENET_TX0 P./ENET_TX P./ P./ENET_RS P./ENET_RX0 0 P.0/ENET_RX P./ P./ENET_REF_LK P./ENET_M P./ENET_MIO P./US_UP_LE/PWM./P.0 P./M0/nUS_PPW/P. P.0/MF0/PWM./SK0 P./MORT/PWM./SSEL0 P./M0/US_PWR/MT.0 P./MF/PWM./MISO0 P./MF/PWM./MOSI0 P./M/MT. 0 P./M/PWM./P0.0 P./LKOUT/nUS_OVRR/P0. P./M.0/MT0.0 P./M/PP./MT0. P.0/VUS/0. 0 P./SK/0. RTK_I RTK0_0 XTL_I XTL_O P0. P0. P0. P0. P0.0 P0. P0. P0. P0. P0. P0. P0.0 P0. P0. P0. P0. US_P US_N ENET_TX0 ENET_TX ENET_RS ENET_RX0 ENET_RX ENET_REF_LK ENET_M ENET_MIO US_UP_LE P.0 QU_PH P. QU_PH P. QU_INEX P. US_L_SELE TEST_LE VUS XTL_I XTL_O US_P US_N XTL_I VUS XTL_O MHz N_RX N_TX URT_TX0 URT_RX0 N_RX N_TX ENET_TX0 ENET_TX ENET_RS ENET_RX0 ENET_RX ENET_REF_LK ENET_M ENET_MIO US_UP_LE Y US_L_SELE pf pf V V V V R R R K K K K R V INTERFE ONNETORS PWM_. PWM_. PWM_. QU_PH QU_PH P0. P0. P0.0 P0. P0. P0. P0. P0. TSET LE TEST_LE V V R R 0K 0K R0 0E J J 0 ON JTG ON0 V PWM_. PWM_. PWM_. V R J 0 0 0 PIN OX Header 0K LE_RE QU_INEX P0. P0. P0. P0. P0. P0.0 P0. P0. V V R V K P.0/L 00nF SW ISP SWITH ISP RST# R V 0E LE_GREEN R V 0K 0 00nF MNUL RST SW NP if MP0 is used SW RESET RESET ONTROL U VSS V RESET MP0 V RST# 00nF V R R 0K R 0K R 0K 0K R R 0K 0K R 0K R0 0K J TRST TI TMS TK 0 RTK TO RST# 0 oinel Technology Solutions LLP LPXX MIN Size ocument Number Rev.0 ate: Sheet o f V 0 PIN OX Header

V URTx SETION URT0 URT_TX0 URT_TX URT_RX0 URT_RX 00nF 00nF TX0 TX RX0 RX 0 U + - + - Tin Tin TT L Rout Rout V V+ V- Tout Tout RS Rin Rin 00nF 00nF 00nF TOUT TOUT RIN RIN RIN TOUT RIN TOUT FEMLE J0 J MX FEMLE URT oinel Technology Solutions LLP URT Size ocument Number Rev.0 ate: Sheet o f

PWR JK J N SLIE SWITH J US_V US_V U IN 0uF/V OUT LM0 N V 0uF 0uF N U IN OUT N LM V 0 LE_GREEN uf 0E R POWER SUPPLY SETION oinel Technology Solutions LLP POWER SUPPLY +V and +V Size ocument Number Rev.0 ate: Sheet o f

US_V U V+ N P N US_MINI US_V + R 00K R E R E 00nF V US_N US_P R0 0E R VUS 0K LE + R K US_UP_LE V R 0E LE R 0K Q R K ONNET V VUS US_N US_P ONNET US_UP_LE US_L_SELE VUS US_N US_P ONNET US_UP_LE US_L_SELE R 0K J JUMPER US SETION oinel Technology Solutions LLP US EVIE OOTLOER Size ocument Number Rev.0 ate: Sheet o f