ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

Similar documents
ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE 202 Fall 2013 Final Exam

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

55:041 Electronic Circuits The University of Iowa Fall Final Exam

ECE2210 Final given: Fall 13

University of Toronto. Final Exam

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ECE 255, Frequency Response

Operational Amplifiers

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Homework Assignment 08

EECS 105: FALL 06 FINAL

55:041 Electronic Circuits The University of Iowa Fall Exam 2

CE/CS Amplifier Response at High Frequencies

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 9 Frequency Response. PART C: High Frequency Response

6.012 Electronic Devices and Circuits Spring 2005

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

ECE 201 Fall 2009 Final Exam

Electronics II. Final Examination

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

(Refer Slide Time: 1:49)

Chapter 9: Controller design

ESE319 Introduction to Microelectronics. Feedback Basics

E40M Review - Part 1

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

Homework Assignment 11

EE105 Fall 2014 Microelectronic Devices and Circuits

GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL of ELECTRICAL & COMPUTER ENGINEERING FINAL EXAM. COURSE: ECE 3084A (Prof. Michaels)

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Application Report. Mixed Signal Products SLOA021

Operational Amplifiers

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

Exact Analysis of a Common-Source MOSFET Amplifier

Feedback design for the Buck Converter

Homework Assignment 09

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE2210 Final given: Spring 08

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Dynamic circuits: Frequency domain analysis

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.

ECE3050 Assignment 7

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Electronics II. Midterm II

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

University of Toronto Faculty of Applied Science and Engineering. ECE212H1F - Circuit Analysis. Final Examination December 16, :30am - noon

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

D is the voltage difference = (V + - V - ).

JFET Homework. Nov. 4, 2007, rev. Nov. 12, 2015

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

EE100Su08 Lecture #9 (July 16 th 2008)

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

FEEDBACK AND STABILITY

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

Stability & Compensation

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Frequency Dependent Aspects of Op-amps

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 12

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Lectures on STABILITY

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

Lecture 7: Transistors and Amplifiers

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

The Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Refinements to Incremental Transistor Model

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Problem Weight Score Total 100

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

6.012 Electronic Devices and Circuits

ECE 546 Lecture 11 MOS Amplifiers

Time Varying Circuit Analysis

ECE 350 Signals and Systems Spring 2011 Final Exam - Solutions. Three 8 ½ x 11 sheets of notes, and a calculator are allowed during the exam.

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Electronics and Communication Exercise 1

Lecture 37: Frequency response. Context

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Sophomore Physics Laboratory (PH005/105)

(Refer Slide Time: 1:41)

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Fig. 2.0: SPICE Loop Gain Test

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Print Name : ID : ECE Test #1 9/22/2016

EE 435. Lecture 23. Common Mode Feedback Data Converters

Transcription:

ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until told to do so. Show all work. Credit will not be given for correct answers if supporting work is not shown. Class Crib sheets and 3 pages (front and back 6 surfaces) of your own notes permitted. Don t panic. Time function LaPlace Transform 1 U(t) 1/s e t U(t) 1 1/ or s 1 s / t e cos dt U( t) s 2 s (t) t e sin dt U ( t) 2 d d 2 2 s d Name: Problem points possible Problem points possible 1a 5 5a 10 1b 3 5b 2 1c 10 6a 10 1d 15 6b 10 2 10 6c 3 3 10 7 10 4 10 total 108 1 a

Problem 1, 33 points method of first-order and second-order time constants. Some negative feedback Above is a high-speed op-amp. It is connected, as the inset image suggests, as a positive voltagegain stage. All FETs are short-channel devices with L g = 45nm I d vsatcoxwg ( Vgs Vth V ) where v c sat ox=1ms/micrometer and ( V V ) 0. th 2 Volts. All FETs have =0 V -1, all have W g =1 micrometers, except Q2 and Q18, which have =0 V -1, andw =2 micrometers, Q10,11,12,14 have g 2 C gs = 33.6 ff/ m LgWg 0.5 ff/ m Wg and C gd = 0.5 ff/ m Wg, 2 Q7,8 have C gs = 33.6 ff/ m LgWg 0.5 ff/ m Wg and C gd =0 ff. Q1,2,3,4,5,6,9,13,15,16,17,18,19,20 have C gs =0 ff and C gd =0 ff. Note the indicated infinite bypass capacitors; these are AC grounds. Pick R1 so that the current through it is 0.1 ma. R4a R4b 2M, C5 A C5b 400fF. R2a R2b 2k, R3 a R3 b 8k The supplies are +1.5V and -1.5V. 2 a

Part a, 5 points Draw all DC node voltages and all DC bias currents on the diagram below. 3 a

4 a

Part b, 3 points Symmetry allows us to analyze bandwidth and gain with the half-circuit below: To compute the loop transmission you must (1) set Vgen to zero, (2) cut the feedback loop as shown (3) restore the stage loading which has been removed by making the cut, (4) insert an AC voltage generator at the cut point, and (5) compute the voltage gain once around the loop. 5 a

Indicate on the drawing above what circuit element must be placed in the box labeled with a "?", and give the value of this element. 6 a

Part c, 10 points Working with the circuit diagram of the previous page, determine the DC value of the loop transmission. TDC= 7 a

8 a

Part d, 15 points Using MOTC, you will find the frequency, in Hz (not rad/sec), of the two major poles in the loop transmission T. Hint: you can use the source degeneration model for Q7-Q8. Find all the following. C C C 1 5A gd10 0 R 11= 1 R 22 = f p1 = C2 Cgs8 0 R 22 = 1 R 33= f p2 = : C3 Cgs10 0 R 33= 2 R 33= 9 a

10 a

11 a

Problem 2, 10 points negative feedback The amplifier has a differential gain of 10 7. The op-amp has infinite differential input impedance and zero differential output impedance. The differential amplifier has pole in its openloop transfer function at 10 Hz. R =1 kohm, C=1.57nF. R 1=9 kohm, 2 R 3 =111 Ohm. Using the Bode plots on the next page, plot the loop transmission (T), plot loop gain ( A CL =Vout/Vgen), and determine the following: A and plot the closed Loop bandwidth=, phase margin = Be SURE to label and dimension all axes clearly, and to make clear and accurate asymptotic plots. 12 a

Plot T, A_(infinity), on this plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz draw closed loop gain on this bode plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz 13 a

14 a

Problem 3, 10 points negative feedback The op-amps are ideal: infinite gain, infinite differential input impedance and zero output impedance. R =100 Ohm, R 2 =1 kohm, C1=15.9pF, R3=333Ohms, R4=1kOhm, C2=159pF. 1 Using the Bode plots on the next page, plot the loop transmission (T) of the overall feedback loop around the two op-amps, plot A and plot the closed loop gain ( determine the following: A CL =Vout/Vgen), and Loop bandwidth=, phase margin = Be SURE to label and dimension all axes clearly, and to make clear and accurate asymptotic plots. 15 a

Plot T, A_(infinity), on this plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz draw closed loop gain on this bode plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz 16 a

17 a

Problem 4, 10 points negative feedback The amplifier has a differential gain of 10 7. The op-amp has infinite differential input impedance and zero differential output impedance. The differential amplifier has one pole in its open-loop transfer function at 1 Hz. R 1=9 kohm, R 2 =1 kohm, C=88.3pF Using the Bode plots on the next page, plot the open-loop gain ( feedback factor ( 1/ ), closed loop gain ( A CL A d or A ol ), and determine the following: ), the inverse of the Loop bandwidth=. Amplifier 3dB bandwidth= Be SURE to label and dimension all axes clearly, and to make clear and accurate asymptotic plots. 18 a

Draw open loop gain (Ad) and 1/beta on this plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz draw closed loop gain on this bode plot 1 10 100 1000 10 4 10 5 10 6 10 7 10 8 Frequency, Hz 19 a

20 a

Problem 5: 12 points method of time constants analysis part a, 10 points Using MOTC, find the transfer function Vout(s)/Vgen(s). Working with the transfer function in standard form, i.e. below V V out gen DC V V out gen ( s) V ( s) V out gen DC 1 b s b s 1 1 2 1 a s a s a 1 b 1 2 2 2...... give algebraic answers in the blanks a 2 You need some method other than MOTC to get the zero time constant b1. Nodal analysis, solving only for the numerator, would do this, but is hard work. Hint: What would happen to Vout if the impedance of the parallel R2 C2 network were infinite? Does that tell you the zero frequency? 21 a

22 a

23 a

part b, 2 points Now, R1=1 k, R2=2 k, R3=3 k, C1=1 F, C2=2 F. Again find a1 and a2 and Vout/Vgen at DC. V V out gen DC a 1 a 2 24 a

Problem 6: 23 points Nodal analysis and transistor circuit models Ignore DC bias; you don't need it. FET: C gs =0fF, C gd =0 ff, R ds=infinity. ** g m is nonzero** Part a, 10 points Draw an accurate small-signal equivalent circuit model of the circuit above. Do not show components whose element values are zero or infinity (!). Important hint: (1) use a hybrid-pi model, not a T-model, for the FET 25 a

Part b, 10 points Using NODAL ANALYSIS, find the input admittance Yin(s)=Iin(s)/Vin(s) 2 n 1 b1s b2s... The answer must be in the form Yin( s) Yx ( s ), 2 1 a s a s... where has units of (Amps/Volt), n might be any positive or negative integer (or n zero), and has units of time Y x 1 2 might be Y x =, =, n =, a 1 b 2, a 2 b 1, 26 a

27 a

28 a

Part c, 3 points C 1=1 pf, C 2 =2 pf. Find the numeric value (real and imaginary part) for Now set: g m = 1mS, Yin at 10 MHz. Do not be surprised if the answer appears to be an unexpected value. Y in ( 10MHz) = 29 a

30 a

Problem 7, 10 points mental Fourier Transforms An amplifier has 3dB gain, is non-inverting, has a low-frequency cutoff, at the -3dB point, of 100kHz, and a high-frequency cutoff, at the -3dB point, of 1 MHz. Below the low-frequency 3dB point, the gain varies as 20dB/decade. Above the high-frequency 3dB point, the gain varies as -20dB/decade. Plot below an accurate Bode plot of Vout/Vgen and an accurate plot of its step response with a 1 V step-function input. Label and dimension axes. Bode Magnitude plot-please label axes db Frequency 31 a

2 output voltage with Vin(t) = 1 Volt step function 1.5 Vout(t) 1 0.5 0-0.5 time 32 a