74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

Similar documents
74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74AHC1G00; 74AHCT1G00

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

2-input EXCLUSIVE-OR gate

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74AHC1G14; 74AHCT1G14

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LV08 provides a quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

The 74LV32 provides a quad 2-input OR function.

74AHC2G126; 74AHCT2G126

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LVC1G11 provides a single 3-input AND gate.

74HC1G125; 74HCT1G125

74HC1G02-Q100; 74HCT1G02-Q100

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC1G32-Q100; 74HCT1G32-Q100

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Octal bus transceiver; 3-state

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

Dual 2-to-4 line decoder/demultiplexer

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74LV General description. 2. Features. 8-bit addressable latch

74HC1G125; 74HCT1G125

74HC238; 74HCT to-8 line decoder/demultiplexer

The 74HC21 provide the 4-input AND function.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74HC2G08-Q100; 74HCT2G08-Q100

74AHC1G126; 74AHCT1G126

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74AHC1G125; 74AHCT1G125

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC30-Q100; 74HCT30-Q100

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

The 74LV08 provides a quad 2-input AND function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

The 74LVC10A provides three 3-input NAND functions.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

Dual JK flip-flop with reset; negative-edge trigger

Dual buffer/line driver; 3-state

5-stage Johnson decade counter

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

Octal D-type transparent latch; 3-state

Dual buffer/line driver; 3-state

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC32-Q100; 74HCT32-Q100

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

Hex inverter with open-drain outputs

74HC03-Q100; 74HCT03-Q100

74AHC1G66; 74AHCT1G66

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74AHC2G241; 74AHCT2G241

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC594; 74HCT bit shift register with output register

74AHC30-Q100; 74AHCT30-Q100

74HC08-Q100; 74HCT08-Q100

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC151-Q100; 74HCT151-Q100

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

2-input single supply translating NAND gate

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC153-Q100; 74HCT153-Q100

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74LVC1G04. 1 General description. 2 Features and benefits. Single inverter

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

Octal buffer/line driver; 3-state

Transcription:

Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function. The HC device has CMOS input switching levels and supply range 2 V to 6 V. The HCT device has TTL input switching levels and supply range 4.5 V to 5.5 V. The standard output currents are half those of the 74HC/HCT86. Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays SOT353-1 and SOT753 package options Specified from 40 C to +125 C Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC1G86GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; SOT353-1 74HCT1G86GW 74HC1G86GV 40 C to +125 C SC-74 5 leads; body width 1.25 mm plastic surface-mounted package; 5 leads SOT753 74HCT1G86GV 4. Marking Table 2. Marking codes Type number 74HC1G86GW 74HCT1G86GW 74HC1G86GV 74HCT1G86GV Marking HH TH H86 T86

5. Functional diagram 1 2 B Y 4 1 2 = 1 4 mna038 mna039 Fig 1. Logic symbol Fig 2. IEC logic symbol B Y mna040 Fig 3. Logic diagram 6. Pinning information 6.1 Pinning 74HC1G86 B 1 5 V CC 2 GND 3 4 Y 001aaf055 Fig 4. Pin configuration 6.2 Pin description Table 3. Pin description Symbol Pin Description B 1 data input 2 data input GND 3 ground (0 V) Y 4 data output V CC 5 supply Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 2 of 11

7. Functional description Table 4. Function table H = HIGH level; L = LOW level Inputs Output B Y L L L L H H H L H H H L 8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). [1] Symbol Parameter Conditions Min Max Unit V CC supply 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V - ±20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V - ±20 m I O output current 0.5 V < V O <V CC + 0.5 V - ±12.5 m I CC supply current - 25 m I GND ground current 25 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [2] - 200 mw [1] The input and output ratings may be exceeded if the input and output current ratings are observed. [2] bove 55 C the value of P tot derates linearly with 2.5 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC1G86 74HCT1G86 Unit Min Typ Max Min Typ Max V CC supply 2.0 5.0 6.0 4.5 5.0 5.5 V V I input 0 - V CC 0 - V CC V V O output 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/ V input transition rise V CC = 2.0 V - - 625 - - - ns/v and fall rate V CC = 4.5 V - - 139 - - 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 3 of 11

10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max For type 74HC1G86 V IH HIGH-level input V CC = 2.0 V 1.5 1.2-1.5 - V V CC = 4.5 V 3.15 2.4-3.15 - V V CC = 6.0 V 4.2 3.2-4.2 - V V IL LOW-level input V CC = 2.0 V - 0.8 0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 2.0-1.9 - V I O = 20 µ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 20 µ; V CC = 6.0 V 5.9 6.0-5.9 - V I O = 2.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 2.6 m; V CC = 6.0 V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL I O = 20 µ; V CC = 2.0 V - 0 0.1-0.1 V I O = 20 µ; V CC = 4.5 V - 0 0.1-0.1 V I O = 20 µ; V CC = 6.0 V - 0 0.1-0.1 V I O = 2.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I O = 2.6 m; V CC = 6.0 V - 0.16 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC = 6.0 V - - 1.0-1.0 µ I CC supply current V I =V CC or GND; I O =0; - - 10-20 µ V CC = 6.0 V C I input capacitance - 1.5 - - - pf For type 74HCT1G86 V IH HIGH-level input V CC = 4.5 V to 5.5 V 2.0 1.6-2.0 - V V IL LOW-level input V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 µ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 2.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V V OL LOW-level output V I = V IH or V IL I O = 20 µ; V CC = 4.5 V - 0 0.1-0.1 V I O = 2.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC = 5.5 V - - 1.0-1.0 µ Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 4 of 11

Table 7. Static characteristics continued Voltages are referenced to GND (ground = 0 V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max I CC supply current V I =V CC or GND; I O =0; V CC = 5.5 V I CC additional supply current 11. Dynamic characteristics per input; V CC = 4.5 V to 5.5 V; V I =V CC 2.1 V; I O =0 - - 10-20 µ - - 500-850 µ C I input capacitance - 1.5 - - - pf Table 8. Dynamic characteristics GND = 0 V; t r = t f 6.0 ns; ll typical values are measured at T amb =25 C. For test circuit see Figure 6 Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max For type 74HC1G86 t pd propagation delay and B to Y; see Figure 5 [1] V CC = 2.0 V; C L = 50 pf - 22 115-135 ns V CC = 4.5 V; C L = 50 pf - 11 23-27 ns V CC = 5.0 V; C L =15pF - 9 - - - ns V CC = 6.0 V; C L =50pF - 9 20-23 ns C PD power dissipation capacitance V I = GND to V CC [2] - 23 - - - pf For type 74HCT1G86 t pd propagation delay and B to Y; see Figure 5 [1] V CC = 4.5 V; C L = 50 pf - 13 23-27 ns V CC = 5.0 V; C L =15pF - 10 - - - ns C PD power dissipation capacitance V I = GND to V CC 1.5 V [2] - 23 - - - pf [1] t pd is the same as t PLH and t PHL. [2] C PD is used to determine the dynamic power dissipation P D (µw). P D =C PD V CC 2 f i + (C L V CC 2 f o ) where: f i = input frequency in MHz f o = output frequency in MHz C L = output load capacitance in pf V CC = supply in Volts (C L V CC 2 f o ) = sum of outputs Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 5 of 11

12. Waveforms, B input V M t PHL t PLH Y output V M mna041 Fig 5. For 74HC1G86: V M = 0.5 V CC ; V I = GND to V CC. For 74HCT1G86: V M = 1.3 V; V I = GND to 3.0 V. The input ( and B) to output (Y) propagation delays V CC PULSE GENERTOR VI RT DUT VO CL 50 pf mna034 Fig 6. Test data is given in Table 8. Definitions for test circuit: C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Load circuitry for switching times Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 6 of 11

13. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.1 0 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-203 SC-88 EUROPEN PROJECTION ISSUE DTE 00-09-01 03-02-19 Fig 7. Package outline SOT353-1 (TSSOP5) Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 7 of 11

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 02-04-16 06-03-16 Fig 8. Package outline SOT753 (SC-74) Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 8 of 11

14. bbreviations Table 9. cronym DUT TTL bbreviations Description Device Under Test Transistor-Transistor Logic 15. Revision history Table 10. Revision history Document ID Release date Data sheet status Change notice Supersedes 20070720 Product data sheet - 74HC_HCT1G86_3 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package SOT353 changed to SOT353-1 in Table 1 and Figure 7. Quick Reference Data and Soldering sections removed. Section 2 Features updated. 74HC_HCT1G86_3 20020515 Product specification - 74HC_HCT1G86_2 74HC_HCT1G86_2 20010406 Product specification - 74HC_HCT1G86_1 74HC_HCT1G86_1 19980805 Product specification - - Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 9 of 11

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 16.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For additional information, please visit: http://www.nexperia.com For sales office addresses, send an email to: salesaddresses@nexperia.com Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 04 20 July 2007 10 of 11

18. Contents 1 General description...................... 1 2 Features............................... 1 3 Ordering information..................... 1 4 Marking................................ 1 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 2 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 10 Static characteristics..................... 4 11 Dynamic characteristics.................. 5 12 Waveforms............................. 6 13 Package outline......................... 7 14 bbreviations........................... 9 15 Revision history......................... 9 16 Legal information....................... 10 16.1 Data sheet status...................... 10 16.2 Definitions............................ 10 16.3 Disclaimers........................... 10 16.4 Trademarks........................... 10 17 Contact information..................... 10 18 Contents.............................. 11 Nexperia B.V. 2017. ll rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 July 2007