Homework π. π h 2 dy. π h 2 ln[1 + exp[e F /(k B T )]. (4)

Similar documents
Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

MOSFET Physics: The Long Channel Approximation

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Fig The electron mobility for a-si and poly-si TFT.

Practice 3: Semiconductors

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

MOSFET: Introduction

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

ECE315 / ECE515 Lecture-2 Date:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 04 Review of MOSFET

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Electrical Characteristics of MOS Devices

ECE-305: Fall 2017 MOS Capacitors and Transistors

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Lecture 12: MOS Capacitors, transistors. Context

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Section 12: Intro to Devices

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ECE 340 Lecture 39 : MOS Capacitor II

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

MOS Transistor Properties Review

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Semiconductor Physics Problems 2015

Homework Assignment No. 1 - Solutions

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.

Long Channel MOS Transistors

MOSFET Capacitance Model

Lecture #27. The Short Channel Effect (SCE)

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

Lecture 6: 2D FET Electrostatics

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Spring Semester 2012 Final Exam

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

EE 560 MOS TRANSISTOR THEORY

Lecture 3: CMOS Transistor Theory

The Gradual Channel Approximation for the MOSFET:

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

an introduction to Semiconductor Devices

Integrated Circuits & Systems

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

VLSI Design and Simulation

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

MOS Transistor I-V Characteristics and Parasitics

Semiconductor Physics fall 2012 problems

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

N Channel MOSFET level 3

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

ELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation

6.012 Electronic Devices and Circuits Spring 2005

Review of Semiconductor Fundamentals

Microelectronics Part 1: Main CMOS circuits design rules

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

Class 05: Device Physics II

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

EE105 - Fall 2005 Microelectronic Devices and Circuits

V t vs. N A at Various T ox

Lecture 5: CMOS Transistor Theory

The Intrinsic Silicon

EECS130 Integrated Circuit Devices

Device Models (PN Diode, MOSFET )

Lecture 11: MOS Transistor

Nanoscale CMOS Design Issues

6.012 Electronic Devices and Circuits

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

Lecture 22 Field-Effect Devices: The MOS Capacitor

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Lecture 11: MOSFET Modeling

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

ECE 305: Fall MOSFET Energy Bands

Transcription:

Homework 5 1. Problem. Derive Eq. (171) of the Lecture Notes,Part 2,expressing the density of a system of electrons confined in two dimensions as a function of Fermi level. Solution. The derivation has been shown in class: The density in 2D can be obtained as we have done in 3D (see page 41,Lecture Notes,Part 1): n 2D = 2 (2π) 2 dkf FD (k) = 2 2π (2π) 2 dφ 0 0 1 dkk 1+exp[E(k) E F )/(k B T )]. (1) Performing the trivial angular integration and changing integration variable from k to E = h 2 k 2 /(2m ) we get: n 2D = m de π h 2 0 1+exp[(E(k) E F )/(k B T )]. (2) Now let s multiply numerator and denominator of the integrand by exp[ (E(k) E F )/(k B T )],and setting y =(E E F )/(k B T ): n 2D = m k B T π h 2 dy e y, (3) y 0 1+e y where y 0 = E F /(k B T ). The integral is just ln(1 + e y ) y = ln(1 + e y 0),so that: 0 n 2D = m k B T π h 2 ln[1 + exp[e F /(k B T )]. (4) 2. Problem. Consider a MOSFET fabricated 20 years ago with the following parameters: Gate oxide thickness t ox = 200 nm Substrate doping concentration (p-type) N A = 1.7 10 15 cm 3 ECE609 Spring 2010 1

Charge in the oxide Q ox = 10 10 charges/cm 2 Intrisic carrier concentration in Si at 300 K n i = 1.45 10 10 cm 3. a. Calculate the threshold voltage. b. What happens to the threshold voltage if the oxide gets contaminated during fabrication so that Q ox increases by a factor of 5? Consider now a MOSFET fabricated 5 years ago with the following parameters: Gate oxide thickness t ox =20nm Substrate doping concentration (p-type) N A = 8.7 10 16 cm 3 Charge in the oxide Q ox = 10 10 charges/cm 2 Intrisic carrier concentration in Si at 300 K n i = 1.45 10 10 cm 3. c. Calculate the threshold voltage. d. What happens to the threshold voltage if the oxide gets contaminated during fabrication so that Q ox increases by a factor of 5? e. Compare the results of b and d and explain the cause of the different behavior exhibited by the old and new devices. Solution. When Q ox =10 10 cm 2 the threshold voltages are: V TH,old = 0.723 V and V TH,new = 0.723 V. (5) When Q ox =5 10 10 cm 2 the threshold voltages are: V TH,old = 0.352 V and V TH,new = 0.686 V. (6) The new devices is less affected by oxide charges thanks to the larger C ox. Note: The equation [ ( ) NA,sub k B T ln + ln Φ ms n i ( ND,gate n i )], (7) ECE609 Spring 2010 2

which is valid only in the non-degenerate limit (observation we have already made in Homework 1!),which is clearly not the case for the heavily-doped gate. Instead,one should assume that the Fermi level in the gate is approximately lined-up with the bottom of the conduction band. Therefore the term k B T ln(n D,gate /n i ) should be replaced by E Gap /(2e). ECE609 Spring 2010 3

3. Problem. Consider a MOSFET with the following parameters: Gate oxide thickness t ox = 20 nm Substrate doping concentration (p-type) N A = 1.0 10 17 cm 3 Charge in the oxide Q ox = 0 charges/cm 2 Intrisic carrier concentration in Si at 300 K n i = 1.45 10 10 cm 3 Channel width W =2µm and channel length L =1µm Electron mobility µ n = 600 cm 2 /Vs Zero substrate bias. On a single graph plot the drain current I D as a function of the drain voltage V D with V D ranging from 1.0 to 5.0 V. Use the following equations: a. The complete model,eq. (13),page 174 of the Lecture Notes b. The simplified model,eq. (22) c. The simplified model,eq. (22),with n=1. Solution. My apologies: The gate oxide thickness for this problem should have been 20 nm,not 200 nm as I had erroneously typed. Using such a large (unrealistic) thickness with the large substrate doping would have resulted in a huge,unrealistic threshold voltage,as you found. So,asking for the drain current at a gate voltage so much below threshold made no sense. If you have correctly realized this problem,you have been made aware very directly of the importance of scaling correctly the thickness of the gate oxide. Here is the solution for the case t ox = 20 nm. Considering just the case of V G = V D = 5 V,one should get: I D,sat = 1.295 10 3 A (full model) 1.156 10 3 A (simplified model) 1.832 10 3 A (simplified,n=1). (8) See the figure for the full I V characteristics. ECE609 Spring 2010 4

2.0 1.5 Full model Simplified model Simplified model with n=1 I DS (ma) 1.0 0.5 0.0 0 1 2 3 4 5 V DS (V) 4. Problem. The threshold voltage of an n-channel MOSFET having degenerately doped n + polysilicon gate is 0.7 V. What would the threshold be if the gate material were degenerately doped p + polysilicon,all other fabrication parameters being unchanged? Solution. The Fermi level of the n + poly-si gate is roughly lined up with the bottom of the conduction band, while it is lined-up approximately with the top of the valence band for a p + poly-gate. Therefore V TH increases by about E gap /e to 1.8 V. This quantitative estimate should have been given. Stating quite generally that V TH increases is a little too obvious and too rough. ECE609 Spring 2010 5

5. Problem. Consider a MOSFET with the following parameters: Gate oxide thickness t ox =10nm W = L =1µm Substrate doping concentration (p-type) N A = 2.8 10 17 cm 3 Charge in the oxide Q ox = 10 10 charges/cm 2 Intrisic carrier concentration in Si at 300 K n i = 1.45 10 10 cm 3 Channel width W =2µm and channel length L =1µm Electron mobility µ n = 600 cm 2 /Vs V G = V D =3.3V Zero substrate bias. a. Calculate the drain current b. Because of unavoidable fabrication parameter fluctuations, t ox, N A,and Q ox can vary by ± 5%. Each of these parameters is independent on the others. The increase of some of these parameters will result in a larger current while the increase of some other parameters will result in a lower current. Calculate the maximum worst case increase and decrease of the current that can result from the fluctuations defined above. Use the simplified model,eq. (22). Solution. The nominal current is I D 464.7µA. The maximum current will be obtained when t ox is smaller then nominal value (as the larger C ox will boost the current),when Q ox is larger (lower V TH and so larger overdrive),and when N A is smaller (again,lower threshold,higher overdrive). Clearly,the lower current will be obtained under the opposite condition. Quantitatively,the larger I D,of 538.8 µa,corresponds to t ox =9.5 nm, Q ox = 1.05 10 10 cm 2 and N A = 2.66 10 17 cm 3. The minimum current of 421.3 µa corresponds to t ox =10.5 nm, Q ox =0.95 10 10 cm 2 and N A =2.94 10 17 cm 3. ECE609 Spring 2010 6