PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

Similar documents
PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

N-channel TrenchMOS logic level FET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

BUK B. N-channel TrenchMOS logic level FET

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PHB108NQ03LT. N-channel TrenchMOS logic level FET

BUK B. N-channel TrenchMOS standard level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

BUK A. N-channel TrenchMOS standard level FET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHP110NQ08T. N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

60 V, 0.3 A N-channel Trench MOSFET

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN BS. High efficiency due to low switching and conduction losses

BUK A. N-channel TrenchMOS logic level FET

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. N-channel TrenchMOS logic level FET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PHM21NQ15T. TrenchMOS standard level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS logic level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PHP7NQ60E; PHX7NQ60E

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TrenchMOS ultra low level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Transcription:

Rev. 1 23 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment. 1.2 Features and benefits Advanced TrenchMOS provides low RDSon and low gate charge High efficiency gains in switching power converters Improved mechanical and thermal characteristics LFPAK provides maximum power density in a Power SO8 package 1.3 Applications DC-to-DC convertors Lithium-ion battery protection Load switching Motor control Server power supplies 1.4 Quick reference data Table 1. Quick reference Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C - - 4 V I D drain current T mb =25 C; V GS =1V; - - 1 A see Figure 1 P tot total power T mb = 25 C; see Figure 2 - - 131 W dissipation T j junction temperature -55-175 C Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy V GS =1V; T j(init) =25 C; I D = 1 A; V sup 4 V; unclamped; R GS =5Ω - - 179 mj Dynamic characteristics Q GD gate-drain charge V GS =1V; I D =25A; - 14 - nc Q G(tot) total gate charge V DS = 2 V; see Figure 14; see Figure 15-63 - nc

2. Pinning information Table 1. Quick reference Symbol Parameter Conditions Min Typ Max Unit Static characteristics R DSon drain-source on-state resistance V GS =1V; I D =25A; T j = 1 C; see Figure 12; see Figure 13 V GS =1V; I D =25A; T j = 25 C; see Figure 12; see Figure 13 - - 3.7 mω - 2 2.8 mω Table 2. Pinning information Pin Symbol Description Simplified outline Graphic symbol 1 S source 2 S source mb 3 S source 4 G gate G mb D drain mbb76 1 2 3 4 SOT669 (LFPAK) 3. Ordering information D S Table 3. Ordering information Type number Package Name Description Version LFPAK plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669 _1 Product data sheet Rev. 1 23 June 29 2 of 13

4. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage T j 25 C; T j 175 C - 4 V V DGR drain-gate voltage T j 25 C; T j 175 C; R GS =2kΩ - 4 V V GS gate-source voltage -2 2 V I D drain current V GS =1V; T mb = 1 C; see Figure 1-1 A V GS =1V; T mb =25 C; see Figure 1-1 A I DM peak drain current t p 1 µs; pulsed; T mb =25 C; see Figure 3-651 A P tot total power dissipation T mb =25 C; see Figure 2-131 W T stg storage temperature -55 175 C T j junction temperature -55 175 C T sld(m) peak soldering temperature - 26 C Source-drain diode I S source current T mb =25 C - 1 A I SM peak source current t p 1 µs; pulsed; T mb =25 C - 651 A Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy V GS =1V; T j(init) =25 C; I D =1A; V sup 4 V; unclamped; R GS =5Ω - 179 mj I D (A) 18 16 14 3aad225 12 P der (%) 3aa16 12 8 1 (1) 8 6 4 4 2 5 1 15 2 T mb ( C) 5 1 15 2 T mb ( C) Fig 1. Continuous drain current as a function of mounting base temperature Fig 2. Normalized total power dissipation as a function of mounting base temperature _1 Product data sheet Rev. 1 23 June 29 3 of 13

1 3 I D (A) 1 2 Limit R DSon = V DS / I D (1) 3aad322 1μs 1μs 1 1 DC 1ms 1ms 1ms 1-1 1-1 1 1 1 2 V DS (V) Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage 5. Thermal characteristics Table 5. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-mb) thermal resistance from junction to mounting base see Figure 4 -.5 1.15 K/W 1 3aac456 Z th(j-mb) (K/W) 1 1-1 1-2 1-3 δ =.5.2.1.5.2 single shot 1-6 1-5 1-4 1-3 1-2 1-1 t p (s) 1 P t p T t p δ = T t Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration _1 Product data sheet Rev. 1 23 June 29 4 of 13

6. Characteristics Table 6. Characteristics Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source I D =25µA; V GS =V; T j =-55 C 36 - - V breakdown voltage I D =25µA; V GS =V; T j =25 C 4 - - V V GS(th) gate-source threshold I D =1mA; V DS = V GS ; T j =-55 C; - - 4.6 V voltage see Figure 1; see Figure 11 I D =1mA; V DS = V GS ; T j = 175 C; 1 - - V see Figure 1; see Figure 11 I D =1mA; V DS = V GS ; T j =25 C; 2 3 4 V see Figure 1; see Figure 11 I DSS drain leakage current V DS =4V; V GS =V; T j = 25 C - - 4 µa V DS =4V; V GS =V; T j = 125 C - - 5 µa I GSS gate leakage current V GS =2V; V DS =V; T j = 25 C - - 1 na V GS =-2V; V DS =V; T j = 25 C - - 1 na R DSon drain-source on-state V GS =1V; I D =25A; T j = 175 C; - - 5.3 mω resistance see Figure 12 V GS =1V; I D =25A; T j = 1 C; - - 3.7 mω see Figure 12; see Figure 13 V GS =1V; I D =25A; T j =25 C; - 2 2.8 mω see Figure 12; see Figure 13 R G internal gate resistance (AC) f=1mhz -.7 - Ω Dynamic characteristics Q G(tot) total gate charge I D =A; V DS =V; V GS =1V - 5 - nc I D =25A; V DS =2V; V GS =1V; - 63 - nc see Figure 14; see Figure 15 Q GS gate-source charge I D =25A; V DS =2V; V GS =1V; - 18 - nc Q GS(th) pre-threshold see Figure 14; see Figure 15-12 - nc gate-source charge Q GS(th-pl) post-threshold - 6 - nc gate-source charge Q GD gate-drain charge - 14 - nc V GS(pl) gate-source plateau voltage I D =25A; V DS =2V; see Figure 14; see Figure 15-4.4 - V C iss input capacitance V DS =12V; V GS = V; f = 1 MHz; - 3776 - pf C oss output capacitance T j =25 C; see Figure 16-948 - pf C rss reverse transfer - 457 - pf capacitance t d(on) turn-on delay time V DS =12V; R L =.5Ω; V GS =1V; - 24 - ns t r rise time R G(ext) =4.7Ω - 22 - ns t d(off) turn-off delay time - 46 - ns t f fall time - 15 - ns _1 Product data sheet Rev. 1 23 June 29 5 of 13

Table 6. Characteristics continued Symbol Parameter Conditions Min Typ Max Unit Source-drain diode V SD source-drain voltage I S =25A; V GS =V; T j =25 C; see Figure 17 t rr reverse recovery time I S =5A; di S /dt = -1 A/µs; V GS =V; V DS =2V Q r recovered charge I S =5A; di S /dt = -1 A/µs; V GS =V; V DS =2V; T j =25 C [1] Tested to JEDEC standards where applicable. -.78 1.2 V - 45 - ns - 47 - nc 15 I D (A) 12 2 1 8 6 3aad19 5.5 6 C (pf) 5 3aad196 C iss 9 6 5 4 3 V GS (V) = 4.5 3 C rss.5 1 1.5 2 V DS (V) 2 3 6 9 12 V GS (V) Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values Fig 6. Input and reverse transfer capacitances as a function of gate-source voltage; typical values _1 Product data sheet Rev. 1 23 June 29 6 of 13

1 3aad192 12 3aad198 I D (A) 8 R DSon (mω) 9 6 6 4 T j = 15 C 2 T j = 175 C T j = 25 C 3 2 4 6 V GS (V) 5 1 15 2 V GS (V) Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values Fig 8. Drain-source on-state resistance as a function of gate-source voltage; typical values 1 3aad197 1 1 3aa35 g fs (S) 8 I D (A) 1 2 min typ max 6 1 3 4 1 4 2 1 5 2 4 6 8 1 I D (A) 1 6 2 4 6 V GS (V) Fig 9. Forward transconductance as a function of drain current; typical values Fig 1. Sub-threshold drain current as a function of gate-source voltage _1 Product data sheet Rev. 1 23 June 29 7 of 13

5 3aad28 2 3aa27 V GS(th) (V) 4 max a 1.5 3 2 typ min 1 1.5 6 6 12 18 T j ( C) 6 6 12 18 T j ( C) Fig 11. Gate-source threshold voltage as a function of junction temperature Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature R DSon (mω) 8 6 V GS (V) = 5.5 3aad191 V DS I D V GS(pl) 6 4 V GS(th) V GS 2 8 1 2 Q GS1 Q GS2 Q GS Q GD Q G(tot) 3 6 9 12 15 I D (A) Fig 14. Gate charge waveform definitions 3aaa58 Fig 13. Drain-source on-state resistance as a function of drain current; typical values _1 Product data sheet Rev. 1 23 June 29 8 of 13

1 V GS (V) 8 6 8V 32V 3aad194 V DS = 2V 1 4 C (pf) 3aad195 C iss 1 3 4 C oss 2 C rss 2 4 6 8 Q G (nc) 1 2 1-1 1 1 V DS (V) 1 2 Fig 15. Gate-source voltage as a function of gate charge; typical values Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values 1 3aad193 I S (A) 8 6 4 T j = 15 C 2 T j = 175 C T j = 25 C.3.6.9 1.2 V SD (V) Fig 17. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values _1 Product data sheet Rev. 1 23 June 29 9 of 13

7. Package outline Plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669 E A A 2 C b 2 c 2 E 1 L 1 b 3 mounting base b 4 D 1 H D L 2 1 2 3 4 e b w M A c X 1/2 e A A 1 C (A ) 3 θ detail X L y C 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm A 1.2 1.1 A 1.15. A 2 A 3 b b 2 b 3 b 4 c 1.1.95 c 2 D (1) D 1 (1) max.5 4.41 2.2.9.25.3 4.1 5. 3.3 6.2.85 1.3 1.3.25 4.2 1.27.25.1.35 3.62 2..7.19.24 3.8 4.8 3.1 5.8.4.8.8 Note 1. Plastic or metal protrusions of.15 mm maximum per side are not included. E (1) E 1 (1) e H L L 1 L 2 w y θ 8 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT669 MO-235 4-1-13 6-3-16 Fig 18. Package outline SOT669 (LFPAK) _1 Product data sheet Rev. 1 23 June 29 1 of 13

8. Revision history Table 7. Revision history Document ID Release date Data sheet status Change notice Supersedes _1 29623 Product data sheet - - _1 Product data sheet Rev. 1 23 June 29 11 of 13

9. Legal information 9.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 9.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 9.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 9.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 1. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com _1 Product data sheet Rev. 1 23 June 29 12 of 13

11. Contents 1 Product profile...........................1 1.1 General description......................1 1.2 Features and benefits.....................1 1.3 Applications............................1 1.4 Quick reference data.....................1 2 Pinning information.......................2 3 Ordering information......................2 4 Limiting values...........................3 5 Thermal characteristics...................4 6 Characteristics...........................5 7 Package outline.........................1 8 Revision history......................... 11 9 Legal information........................12 9.1 Data sheet status.......................12 9.2 Definitions.............................12 9.3 Disclaimers............................12 9.4 Trademarks............................12 1 Contact information......................12 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 23 June 29