Digital Electronics. Part A

Similar documents
Digital Electronics Final Examination. Part A

Sample Test Paper - I

CHAPTER 7. Exercises 17/ / /2 2 0

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

74LS195 SN74LS195AD LOW POWER SCHOTTKY

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Philadelphia University Student Name: Student Number:

Synchronous 4 Bit Counters; Binary, Direct Reset

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques


Gates and Flip-Flops

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

Philadelphia University Student Name: Student Number:

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Cs302 Quiz for MID TERM Exam Solved

74LS393 Dual 4-Bit Binary Counter

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

Fundamentals of Digital Design

Digital Fundamentals

Exam for Physics 4051, October 31, 2008

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

CHW 261: Logic Design

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

Presettable Counters High-Performance Silicon-Gate CMOS

Digital Electronics Circuits 2017

Up/down binary counter with separate up/down clocks

Lecture 9: Digital Electronics

NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Lecture 7: Logic design. Combinational logic circuits

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

ECE 341. Lecture # 3

Chapter 7 Logic Circuits

Digital Logic Design - Chapter 4

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

ELCT201: DIGITAL LOGIC DESIGN

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

Why digital? Overview. Number Systems. Binary to Decimal conversion

ELCT201: DIGITAL LOGIC DESIGN

Digital Circuits ECS 371

Sequential Logic Circuits

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

Latches. October 13, 2003 Latches 1

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

PGT104 Digital Electronics. PGT104 Digital Electronics

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

DE58/DC58 LOGIC DESIGN DEC 2014

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

SAMPLE EXAMINATION PAPER

Digital Fundamentals

Synchronous Sequential Logic

ECE20B Final Exam, 200 Point Exam Closed Book, Closed Notes, Calculators Not Allowed June 12th, Name

Counters. We ll look at different kinds of counters and discuss how to build them

TYPICAL QUESTIONS & ANSWERS

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

MATC DIGITAL ELECTRONICS LAB ASYNCHRONOUS RIPPLE COUNTERS

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

Lecture 3 Review on Digital Logic (Part 2)

S.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

Chapter 4. Sequential Logic Circuits

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

Digital Electronic Meters

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2005

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Philadelphia University Faculty of Engineering

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

CpE358/CS381. Switching Theory and Logical Design. Summer

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

Chapter 5 Synchronous Sequential Logic

Show that the dual of the exclusive-or is equal to its compliment. 7

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

74LV393 Dual 4-bit binary ripple counter

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Synchronous Sequential Circuit Design. Digital Computer Design


Transcription:

Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points:

Multiple hoice Directions: Select the letter of the response which best completes the item or answers the question. 1. The resistance of a resistor with the color code bands GREEN-BLUE-ELLOW- SILVER is : A. 564 Ω (±10). 4600 K Ω (±10) B. 560 K Ω (±10) D. 220 Ω (±10) 2. A technician obtained a multi-meter reading of 0.0035 amps. How would this number be represented in engineering notation? A. 3.5 mamps. 0.0000035 µamps B. 3.5 µamps D. 3.5 Amps 3. A 150 KΩ resistor in a parallel circuit has a voltage drop across it of 6 Volts. What is the current flowing through the resistor? A. 4 mamps. 25,000 Amps B. 40 µamps D. 0.04 Amps 4. What is the total resistance of the following resistor network? R1 560 R total R2 180 R3 2.2K R4 2.2K A. 5,140 Ω. 1250 Ω B. 4,960 Ω D. 1,840 Ω Page 2 of 15

5. What is the period of the square wave shown below? 5 volts 10 msec A. 35 volts. 50 msec B. 40 % D. 20 Hz 6. What is the hexadecimal equivalent to the base ten number 59 10? A. 3B H. A9 H B. 89 H D. 5F H 7. What is the binary equivalent to the base ten number 67 10? A. 11100110 2. 10000111 2 B. 11000010 2 D. 01000011 2 8. What is the base ten equivalent to the hexadecimal number A7 H? A. 229 10. 107 10 B. 167 10 D. 139 10 9. What is the hexadecimal equivalent to the binary number 01010011 2? A. 53 H. A H B. 37 H D. 3B H Page 3 of 15

10. The truth-table shown below represents which of the following gates? 0 0 1 0 1 0 1 0 0 1 1 0 A.. B. D. 11. The gate shown below is represented by which of the following truth-tables? A. 0 1 1 1 1 0. 0 1 0 1 0 0 1 1 1 B. 0 0 1 0 1 0 1 0 0 1 1 0 D. 0 1 1 1 1 1 Page 4 of 15

12. The truth-table shown below represents which of the following gates? 0 0 1 0 1 1 1 1 0 A.. B. D. 13. The gate shown below is represented by which of the following truth-tables? A. 0 1 1 1 1 0. 0 1 0 1 0 0 1 1 1 B. 0 0 1 0 1 0 1 0 0 1 1 0 D. 0 1 1 1 1 1 Page 5 of 15

14. For the logic circuit shown below, what is the simplest Boolean expression for F 14? A B F14 A. F 14 = + B. F 14 = B + + B. F 14 = (A + B)(B + ) D. = + B F 14 15. Which circuit(s) implement(s) the Boolean expression for F 15? F 15 = + B A. A. B F15 A B F15 B. A B F15 D. ALL OF THE ABOVE Page 6 of 15

16. What is the simplest Boolean equation for the truth-table shown? F 16 0 0 0 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 0 A. F 16 = + B. = + + B. F 16 = + B D. NONE OF THE ABOVE F 16 17. Which of the following is the simplified Boolean equation for the expression shown? F 17 = + + + A. F 17 = + +. = + B. F 17 = + D. NONE OF THE ABOVE F 17 18. Which of the following is the simplified Boolean equation for the expression shown? F 18 = () +(B + ) A. F 18 = ()(B + ). = () + (B + ) B. F 18 = D. NONE OF THE ABOVE F 18 Page 7 of 15

19. Which of the following K-Maps is set-up correctly for the truth table given? F 19 1 0 0 1 0 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1 A. 0. 1 1 0 0 1 0 0 1 0 B. 1 1 0 0 D. NONE OF THE ABOVE 1 20. Which of the following is the simplest Boolean equation for the K-Map shown? W W W W 1 0 0 1 0 0 1 1 0 0 1 1 x 0 0 1 A. F 20 = W + W +. = + W B. F 20 = W + W D. NONE OF THE ABO F 20 VE Page 8 of 15

21. Which of the following is an advantage of using a Programmable Logic Device? A. Design changes are easier with PLD s than other logic gates. B. PLD s require no manual Boolean simplification.. Designs made with PLD s typically cost less than designs made with other logic gates. D. ALL OF THE ABOVE 22. What number or letter will be displayed on the common-anode seven segment display shown below? 5V V+ 5V abcdefg. A. P. E B. 3 D. 1 23. The gate shown below is represented by which of the following truth-tables? A. 0 1 0 1 1 1 B. 0 1 1 1 1 0. 0 0 1 0 1 0 1 0 0 1 1 1 D. 0 1 1 1 1 1 Page 9 of 15

24. What is the two s complement of the binary number 01101100 2? A. 10010011 2. 00110110 2 B. 10010100 2 D. NONE OF THE ABOVE 25. What is the one s complement of the binary number 01010111 2? A. 10101000 2. 10101001 2 B. 11101010 2 D. NONE OF THE ABOVE 26. Which of the following circuits is a half-adder? A.. B. D. 27. Which of the following conditions will cause the output () to stay high? D S P R 74LS74 _ A. S = 1 & R = 1. D = 1 B. S = 1 & R = 0 D. S = 0 & R = 1 Page 10 of 15

28. For the D Flip-Flip shown below, identify the correct waveform for signal UE. SET DATA LOK S D P R _ UE RESET LOK SET RESET DATA A B A. A. B. B D. NONE OF THE ABOVE 29. If the output () for the J-K flip-flop shown below is currently a logic 0, what condition(s) will cause the output to change to a 1 on the falling edge of the P input? 5V S J P K R 74LS76 _ A. J = 0 & K = 0. J = 0 & K = 1 B. J = 1 & K = 0 D. NONE OF THE ABOVE Page 11 of 15

30. For the J-K Flip-Flip shown below, identify the correct waveform for signal UE. SET J LOK K S J P K R _ UE RESET LOK SET RESET J K A B A. A. B. B D. NONE OF THE ABOVE 31. In order for a change to occur on the output of a positive-edge triggered flip-flop, what condition needs to be present on the LOK input? A. Anytime the clock is a one.. A zero-to-one transition. B. Anytime the clock is a zero. D. A one-to-zero transition. Page 12 of 15

32. Which of the following is a classification of Shift Registers? A. Serial In Parallel Out. Parallel In Serial Out B. Serial In Serial Out D. All the above (a, b, & c) 33. Which of the following is a true statement about asynchronous counters? A. All the flip flops in an asynchronous counter s design are clocked by the same external clock. B. Asynchronous counters are faster than synchronous counters.. J-K flip flops are the only type of flip flop that can be used to design an asynchronous counter. D. Asynchronous counters are also known as ripple counters. 34. What is the count range of the 3-bit asynchronous shown below? 0 1 2 5V LOK S J P K R _ S J P K R _ S J P K R _ A. 2 to 3. 2 to 5 B. 2 to 6 D. NONE OF THE ABOVE Page 13 of 15

35. Which of the following is a true statement about synchronous counters? A. All the flip flops in a synchronous counter s design are clocked by the same external clock. B. Synchronous counters are slower than asynchronous counters.. D flip flops are the only type of flip flop that can be used to design a synchronous counter. D. Synchronous counters are also known as ripple counters. 36. What is the count range of the 4-bit synchronous shown below? 5V LOK 74LS163 EP MR ET P PE T D3 3 D2 2 D1 1 D0 0 3 2 1 0 A. 0 to 15. 3 to 10 B. 3 to 5 D. NONE OF THE ABOVE 37. In comparing TTL & MOS logic gates, which of the following statements is true? A. MOS logic gates have a lower power consumption than TTL logic gates. B. TTL logic gates have a higher noise margin than MOS logic gates.. TTL logic gates have a lower power consumption than the MOS logic gates. D. MOS logic gates have a lower noise margin than TTL logic gates. Page 14 of 15

38. The two most popular logic families for digital I s are called : A. MOS and EL. TTL and MOS B. RTL and MOS D. TTL and DTL 39. Given the input/output current specifications for a 7404 and 74LS04 Inverters shown below, calculate the maximum number of 74LS04 s that can be driven by the one 7404 as shown below. 7404 74LS04 74LS04 74LS04 Output urrent Specifications 7404 Input urrent Specifications I OH = - 0.25 mamps I IH = 15 uamps I OL = 6.0 mamps I IL = - 0.22 mamps 74LS04 74LS04 Output urrent Input urrent Specifications Specifications I OH = - 0.4 mamps I IH = 20 uamps I OL = 4.0 mamps I IL = - 0.36 mamps A. 12. 5 B. 16 D. Unlimited 40. The Switching haracteristics section from a 74ALS08 s data sheet is shown below. For this device, what is its worst-case propagation delay? A. 4 nsec. 14 nsec B. 3 nsec D. 10 nsec Page 15 of 15