Chip Monolithic Ceramic Capacitor

Similar documents

Safety Recognized Ceramic Capacitors

Voltage, Current, Power, Series Resistance, Parallel Resistance, and Diodes

Status of LAr TPC R&D (2) 2014/Dec./23 Neutrino frontier workshop 2014 Ryosuke Sasaki (Iwate U.)

Safety Standard Certified Ceramic Capacitors/ High Voltage Ceramic Capacitors

NP0 Dielectric Non-Magnetic Multilayer Ceramic Capacitors C 0603 CG 101 J 500 P

Flow Switch Diaphragm Type Flow Switch IFW5 10 N Diaphragm type flow switch. Thread type. Model Body size Set flow rate

Tap Changer Type MHZ Specification, Assembly and Materials

Design Guidelines for Quartz Crystal Oscillators. R 1 Motional Resistance L 1 Motional Inductance C 1 Motional Capacitance C 0 Shunt Capacitance

Chip Monolithic Ceramic Capacitors

IXBT22N300HV IXBH22N300HV

Introduction to Condensed Matter Physics

Extraction of Doping Density Distributions from C-V Curves

Exam 1. It is important that you clearly show your work and mark the final answer clearly, closed book, closed notes, no calculator.

Definition1: The ratio of the radiation intensity in a given direction from the antenna to the radiation intensity averaged over all directions.

SP1001 Series - 8pF 15kV Unidirectional TVS Array

G D S. Drain-Source Voltage 60 V Gate-Source Voltage + 20 V. at T =100 C Continuous Drain Current 3. Linear Derating Factor 0.

PHYS ,Fall 05, Term Exam #1, Oct., 12, 2005

SURFACE MOUNT MONOLITHIC CHIP CAPACITORS COG AND TEMPERATURE COMPENSATING TYPES GRM36/39/40/42-6/42-2/43-2/44-1 Series

G D S. Drain-Source Voltage 30 V Gate-Source Voltage. at T =100 C Continuous Drain Current 3

4.2 Design of Sections for Flexure

ERB Series. High Frequency Ceramic Capacitors. ERB Product Summary

0805 CG 102 J 500 N T

are given in the table below. t (hours)

Precision Micropower 2.5V ShuntVoltage Reference

Principles of Humidity Dalton s law

MULTILAYER CHIP CERAMIC CAPACITOR

Search sequence databases 3 10/25/2016

Electromagnetism Physics 15b

SAFE HANDS & IIT-ian's PACE EDT-15 (JEE) SOLUTIONS

EXST Regression Techniques Page 1

Sara Godoy del Olmo Calculation of contaminated soil volumes : Geostatistics applied to a hydrocarbons spill Lac Megantic Case

Multilayer Chip Capacitors High Voltage

Applied Statistics II - Categorical Data Analysis Data analysis using Genstat - Exercise 2 Logistic regression

POE INTERNATIONAL CORPORATION. SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR Ver: 8 Page: 1

Low Capacitance ESD Protection - SP3003 Series. Description. Features. Applications. LCD/ PDP TVs DVD Players Desktops MP3/ PMP Digital Cameras

High Stability - High Temperature (230 C) Thin Film Wraparound Chip Resistors, Sulfur Resistant

IXTT3N200P3HV IXTH3N200P3HV

General Purpose ESD Protection - SP1001 Series. Description. Features. Applications

Part 7: Capacitance And Capacitors

ME 321 Kinematics and Dynamics of Machines S. Lambert Winter 2002

2008 AP Calculus BC Multiple Choice Exam

LKT. Low Voltage Multilayer Chip Ceramic Capacitor. Capacitance and Capacitance Tolerance

MA 262, Spring 2018, Final exam Version 01 (Green)

2SA2029 / 2SA1774EB / 2SA1774 / 2SA1576UB / 2SA1576A / 2SA1037AK. Outline. Base UMT3. Base. Package size (mm) Taping code

Last time. Resistors. Circuits. Question. Quick Quiz. Quick Quiz. ( V c. Which bulb is brighter? A. A B. B. C. Both the same

AD Scope: Its specification applies to Radial Series Ceramic Capacitor. 2.How to order: CODE

/ NTSSeries NTFSeries Temperature cycle : 1000 cycles

Higher order derivatives

Radial Lead Type Monolithic Ceramic Capacitors

Slide 1. Slide 2. Slide 3 DIGITAL SIGNAL PROCESSING CLASSIFICATION OF SIGNALS

Surface Mount RF Schottky Barrier Diodes. Technical Data. GUx. HSMS-281x Series

What are those βs anyway? Understanding Design Matrix & Odds ratios

20-V N-Channel 1.8-V (G-S) MOSFET

MEASURING HEAT FLUX FROM A COMPONENT ON A PCB

KTC4080 SEMICONDUCTOR TECHNICAL DATA HIGH FREQUENCY LOW NOISE AMPLIFIER APPLICATION. VHF BAND AMPLIFIER APPLICATION. FEATURES. MAXIMUM RATING (Ta=25 )

No Item Code Description Series Reference. Thickness. M B min (mm) T (mm) code. See Thickness Specification Reference Table below

Electronics Corp. Multi-Layer Ceramic Capacitor. Lead-free termination is in compliance with the requirement of green plan and ROHS.

Open-mode Design Capacitors

The Transmission Line Wave Equation

Deepak Rajput

General Notes About 2007 AP Physics Scoring Guidelines

Quasi-Classical States of the Simple Harmonic Oscillator

Computing and Communications -- Network Coding

The Matrix Exponential

The graph of y = x (or y = ) consists of two branches, As x 0, y + ; as x 0, y +. x = 0 is the

PH2200 Practice Final Exam Spring 2004

MULTI-LAYER HIGH-Q CAPACITORS

TR FI ES MA GM MK TN EG AZ IQ SY SA AE YE MZ TAP CHANGERS TYPE MHF II

Seebeck and Peltier Effects

Random Access Techniques: ALOHA (cont.)

: 120% Rated Voltage. Capacitance Unit : pf Ex.: 2R0:2.0pF 100: : : Tolerance

ø20, ø25, ø32, ø40, ø50, ø63, ø80, ø100 How to Order Lock position H R Load voltage 100V 12V 24V 5V 12V 100V or less Y69A 12V Y7PV Y7P Y69BL 12V

Multi Layer Ceramic Capacitors

CS 6353 Compiler Construction, Homework #1. 1. Write regular expressions for the following informally described languages:

1 Minimum Cut Problem

The Matrix Exponential

High-voltage Ceramic Capacitors (DC250V-6.3kV)

Lecture 2: Discrete-Time Signals & Systems. Reza Mohammadkhani, Digital Signal Processing, 2015 University of Kurdistan eng.uok.ac.

Surface Mount Multilayer Chip Capacitors

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging

1997 AP Calculus AB: Section I, Part A

MULTILAYER CERAMIC CAPACITORS

Where k is either given or determined from the data and c is an arbitrary constant.

100-Tap Digitally Programmable Potentiometer (DPP )

Title: Vibrational structure of electronic transition

Prosperity Dielectrics Co., Ltd. 1 ACS-1045 Rev15

MCB137: Physical Biology of the Cell Spring 2017 Homework 6: Ligand binding and the MWC model of allostery (Due 3/23/17)

32-Tap Digitally Programmable Potentiometer (DPP )

Unfired pressure vessels- Part 3: Design

ATC 700 B Series NPO Porcelain and Ceramic Multilayer Capacitors

5.80 Small-Molecule Spectroscopy and Dynamics

[ ] 1+ lim G( s) 1+ s + s G s s G s Kacc SYSTEM PERFORMANCE. Since. Lecture 10: Steady-state Errors. Steady-state Errors. Then

Y 0. Standing Wave Interference between the incident & reflected waves Standing wave. A string with one end fixed on a wall

Reference Specification

Les Industries Spectralux Inc. Spectralux Industries Inc.

Brief Introduction to Statistical Mechanics

Ceramic Chip Capacitors

There is an arbitrary overall complex phase that could be added to A, but since this makes no difference we set it to zero and choose A real.

5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 3.3V. Front View APL1084. TO-252 Package. Front View APL1084.

Transcription:

his is th PDF fil of catalog No.C0E-. No.C0E.pdf.. Chip Monolithic Cramic Capacitor CHIP MONOIHIC CERAMIC CAPACIOR www.alkon.nt + () 0-0- Murata Manufacturing Co., td. Cat.No.C0E-

his is th PDF fil of catalog No.C0E-. No.C0E.pdf.. MONOIHIC CERAMIC CAPACIOR Soldr Coatd GRH/RPN00 Sris ; Hi and High-powr!FEAURES. h dilctric is composd of low dilctric loss cramics. his sris is prfctly suitd to high-frquncy applications (VHF-microwav band).. h sris is ultraminiatur, yt has a high-powr capacity. his is th bst capacitor availabl for transmittr and amplifir circuits such as thos in broadcasting quipmnt and mobil bas stations.. GRH0 typ is dsignd for both flow and rflow soldring and GRH typ is dsignd for rflow soldring.. GRH typ capacitors xhibit bttr soldrability and lowr soldr laching bcaus of its nickl barrird trminations.. RPN typ capacitors withstand high tmpraturs bcaus ribbon lads ar attachd with silvr past.. RPN typ capacitors ar asily soldrd and spcially wll suitd in applications whr only a soldring iron can b usd.!appicaion High-frquncy and high-powr circuits!par NUMBERING (*Plas spcify th part numbr whn ordring) (Ex.) GRH C0G J 00 q q wmpratur Charactristics r olranc qype AND DIMENSIONS Chip (GRH) w r t y, Microstrip (RPN) GRH0 GRH RPN0 RPN R.. +0. -0. +0. -0..0..0., tratd Voltag ymurata's Control No. upackaging, Dimnsions (mm) +0.. -0. +0.. -0..0..0. w PB u Silvr ribbon lads. 0. - 0. (in mm) 0. to..0 to. Dimnsions (mm). max..0 max. 0. 0. +0. -0. +0. -0. R.0 min..0.0 w.0..0. wemperaure CHARACERISICS mp. Coff. C0G 00ppm/D CAPACIANCE (Ex.) (pf) 00. R. rcapaciance OERANCE Cap. tolranc Applid traed VOAGE 0 00 00 00 00 upackaging CODE PB P C 0.pF CVpF mp. Rang YD to D 0 D 0.pF pffcv0pf Rfrnc mp. D (pf) 0 J % 0pFFC DC Ratd voltag (V) 0 00 00 00 00 Packaging Bulk packaging in a bag ap carrir packaging (for only GRH typ)!marking Marking is omittd from th GRH0, GRH and RPN0. h thr digit cod is markd on th RPN sris. www.alkon.nt + () 0-0- R (.pf) 00 (0pF) 0 (00pF)

his is th PDF fil of catalog No.C0E-. No.C0E.pdf..!CAPACIANCE RANGE ABE Cap. (pf) 0. 0. 0. 0. 0.. 0.......... 0..... 0............ 0 0 0 00 0 0 0 0 0 0 00 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0, 000. C. Volt. C0G GRH0/RPN0 GRH/RPN 0 00 00 00 00 0 www.alkon.nt + () 0-0-!CAPACIANCE OERANCE pf and blow............. C : 0.pF Ovr pf, 0pF and blow.... D : 0.pF Mor than 0pF............ J : %!PACKAGING YPES/UANIY GRH0 GRH RPN0 RPN Bulk (pcs./bag),000,000,00,0 aping (pcs./φmm/rl),000,000 - -

his is th PDF fil of catalog No.C0E-. No.C0E.pdf..!SPECIFICAIONS AND ES MEHODS No. st Mthod 0 mpratur Compnsating Oprating mpratur Rang Ratd Voltag Dimnsions Insulation D () D mpratur Charactristics Vibration Variation Rat mpratur Cofficint YD to D S th prvious pags. No dfcts or abnormalitis. ithin th spcifid dimnsion. No dfcts or abnormalitis. 0pFFCV,0pF :,000,000MΩ min. 0pFFCV,000pF :,00,000MΩ min. 0pFFCV,0pF :,00,000MΩ min. 0pFFCV,000pF :,0,000MΩ min. ithin th spcifid tolranc. 0pF F CV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 C : Nominal (pf) ithin th spcifid tolranc. (abl A-) ithin th spcifid tolranc. (abl A-) ithin 0.% or 0.0pF Drift Adhsiv Strngth of rmination (for chip typ) rminal Strngth nsil Strngth (for microstrip typ) Bnding Strngth of lad wir trminal (for microstrip typ) No rmoval of th trminations or othr dfcts shall occur. Capacitor shall not b brokn or damagd. ad wir shall not b cut or brokn. No dfcts or abnormalitis. ithin th spcifid tolranc. Satisfis th initial valu. 0pFFCV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 C : Nominal (pf) h ratd voltag is dfind as th maximum voltag which may b applid continuously to th capacitor. hn AC voltag is suprimposd on DC voltag, V P-P or V O-P, whichvr is largr, shall b maintaind within th ratd voltag rang. Visual inspction. Using caliprs. No failur shall b obsrvd whn 0% of th ratd voltag is applid btwn th trminations for to sconds, providd th charg/discharg currnt is lss than 0mA. h insulation rsistanc shall b masurd with a DC voltag not xcding th ratd voltag at D and D standard humidity and within minuts of charging. h capacitanc/ shall b masurd at D at th frquncy and voltag shown in th tabl. Char. Frquncy Voltag h tmpratur cofficint is dtrmind using th capacitanc masurd in stp as a rfrnc. hn cycling th tmpratur squntially from stp through, th capacitanc shall b within th spcifid tolranc for th tmpratur cofficint and capacitanc chang as abl A-. h capacitanc drift is calculatd by dividing th diffrncs btwn th maximum and minimum masurd valus in th stp, and by th cap. valu in stp. h capacitanc chang shall b masurd aftr min. at ach spcifid tmpratur stag. Stp mpratur (D) -- Soldr th capacitor to th tst jig (alumina substrat) shown in Fig. k using soldr containing.% silvr. h soldring shall b don ithr with an iron or in furnac and b conductd with car so th soldring is uniform and fr of dfcts such as hat shock. hn apply a 0N forc in th dirction of th arrow. h capacitor body is fixd and a load is applid gradually in th axial dirction until its valu rachs 0N (N for RPN0). Position th main body of th capacitor so th lad wir trminal is prpndicular, and load.n to th lad wir trminal. Bnd th main body by 0 dgrs, bnd back to original position, bnd 0 dgrs in th rvrs dirction, and thn bnd back to original position. Soldr th capacitor to th tst jig (alumina substrat) shown in Fig.k using soldr containing.% silvr. h soldring shall b don ithr with an iron or using th rflow mthod and shall b conductd with car so th soldring is uniform and fr of dfcts such as hat shock.h capacitor shall b subjctd to a simpl harmonic motion having a total amplitud of.mm, th frquncy bing varid uniformly btwn th approximat limits of 0 and Hz. h frquncy rang, from 0 to Hz and rturn to 0Hz, shall b travrsd in approximatly minut. his motion shall b applid for a priod of hours in ach mutually prpndicular dirctions (total of hours). Fig. k C0G (,000pF and blow) 0.MHz 0. to Vr.m.s. 0N Alumina substrat www.alkon.nt + () 0-0- Fig. k Alumina substrat Soldr rsist Ag/Pd 0

his is th PDF fil of catalog No.C0E-. No.C0E.pdf.. No. st Mthod Soldrability of rmination to Soldring Hat mpratur Cycl High mpratur oad % of th trminations is to b soldrd vnly and continuously. ithin.% or 0.pF 0pFFCV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 Mor than 0% of th initial spcification valu at D. No failur C : Nominal (pf) ithin % or 0.pF 0pFFCV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 Mor than 0% of th initial spcification valu at D. No failur C : Nominal (pf) ithin % or 0.pF 0pFFCV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 Mor than 0% of th initial spcification valu at D. C : Nominal (pf) ithin.% or 0.pF 0pFFCV,0pF : U0,000 0pFFCV,0pF : U,000 0pFFCV,000pF : U,000 Mor than 0% of th initial spcification valu at D. C : Nominal (pf) Immrs th capacitor in a solution of thanol (JIS-K-0) and rosin (JIS-K-0) (% rosin in wight proportion). Prhat at 0 to 0D for 0 to 0 sconds. Aftr prhating immrs in soldr containing.% silvr for 0. sconds at 0D. h dipping dpth for microstrip typ capacitors is up to mm from th root of th trminal. Prhat th capacitor at 0 to 00D for minuts and thn at 0 to 00D for minuts. Immrs in soldr containing.% silvr for 0. sconds at 0D. St at room tmpratur for hours, thn masur. h dipping dpth for microstrip typ capacitors is up to mm from th root of th trminal. Fix th capacitor to th supporting jig in th sam mannr and undr th sam conditions as (). Prform th fiv cycls according to th four hat tratmnts listd in th following tabl. hn, rpat twic th succssiv cycls of immrsion, ach + cycl consisting of immrsion in a frsh watr at - 0 D for minuts and immrsion in a saturatd uquous solution of salt at 0D for minuts. h cpapcitor is promptly washd with running watr, drid with a dry cloth, and allowd to sit at room tmpratur for hours. Stp mp. (D) +0 Yaaa - Room mp. + aaa - 0 Room mp. im (min.) 0 to 0 to Apply th -hour hat (-0 to +D) and humidity (0 to %) tratmnt shown blow, 0 conscutiv tims. Rmov, st for hours at room tmpratur, and masur. mparatur D 0-% 0-% 0 0-% 0-% 0-% 0 0 0 0 +0 0 - D 0 Initial masurmnt 0 Applid voltag 0Vdc - -0 On cycl hours www.alkon.nt + () 0-0- abl A- 0 0 0 Hours Apply 0% of th ratd voltag for,000 hours at D. Rmov and st for hours at room tmpratur, thn masur. h charg/discharg currnt is lss than 0mA. from D Valu (%) mp. Coff. Char. (ppm/d) Not YD Y0D Y0D Max. Min. Max. Min. Max. Min. C0G 00 0. Y0. 0.0 Y0. 0. Y0. Not : Nominal valus dnot th tmpratur cofficint within a rang of to D.