ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

Similar documents
R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

F8V L80V N80V N81 Montevina Block Diagram

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

L53II0 M/B and Daughter P/N LIST:


FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

T53S Main BD. R1.2 Block Diagram

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET


46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

FOXCONN Title Index Page

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th


n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

PCB NO. DM205A SOM-128-EX VER:0.6

HANGZHOU 1.0 MV_BUILD

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

SYMETRIX INC th Avenue West Lynnwood, WA USA

KiliManjaro. CS Build(A02) INVENTEC KiliManjaro POWER DRAWER DESIGN CHECK RESPONSIBLE TITLE SIZE = VER : REV CHANGE NO.

F80Q SCHEMATIC Revision 2.00

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Scalar Diagram & C.B.A

M630/M640 Main Board.

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103


SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...

Generated by Foxit PDF Creator Foxit Software For evaluation only.

P a g e 5 1 of R e p o r t P B 4 / 0 9

Grilled it ems are prepared over real mesquit e wood CREATE A COMBO STEAKS. Onion Brewski Sirloin * Our signature USDA Choice 12 oz. Sirloin.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd



HF SuperPacker Pro 100W Amp Version 3

T h e C S E T I P r o j e c t

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

,. *â â > V>V. â ND * 828.

SERVICE MANUAL BG3R TRINITRON COLOR TV CHASSIS. KV-AR25M60 RM-995 Thailand. KV-AR25N90 RM-996 Philippines KV-AR25M80 RM-995 ME KV-AR25M66 RM-993 GE

n

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

A L A BA M A L A W R E V IE W

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

H-LCD700 Service Manual

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

All use SMD component if possible

Humanistic, and Particularly Classical, Studies as a Preparation for the Law

PA50 Amplifier Operation and Maintenance Manual

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

VULCAIN Discrete. SI Build INVENTEC VV Discrete DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE VER : A3 CS 1310A MTR SIZE = REV A01

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

Oi ir\ o CM CM ! * - CM T. c *" H - VO - a CM - t - T - j. Vv VO r t- CO on *- t- «- - ** <* - CM CM CM b- f - on on. on CM CVJ t - o.

Gwinnett has an amazing story to share, spanning 200 years from 1818 until today.

Stand by & Multi Block

35P-3 HH 3 HH 2 35P-3. f32 f40. f50 f63. f80 f100. Switch Set. Type Standard type Switch Set

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

Potomac 10SG MP BUILD INVENTEC. Potomac 10SG TITLE. SIZE CODE DOC. NUMBER REV A3 CS Model_No X01

CD300.

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

Quickfilter Development Board, QF4A512 - DK

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

Channel V/F Converter

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

ORION VCC_PEG_BUILD INVENTEC ORION DATE POWER DRAWER DESIGN CHECK RESPONSIBLE TITLE

Transcription:

ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET

. chematic Page escription : Montevina chematic Ver : X0. Title. chematic Page ER. lock iagram. nnotations. chematic Modify. Timing iagram. Power lock iagram. daptor in/harge. VL/V/V 0. V/V/.V (R)..0V/./.V/.V. Power Latch/.V/REW HOLE. PU ore Power. PU ore Power. Penryn Processor(/). Penryn Processor(/). PU Thermal. antiga Host(/). antiga MI/raph(/) 0. antiga RII(/). antiga Power(/). antiga Power(/). antiga round(/). lock enerator. R RM O-IMM0. R RM O-IMM. IHM PU/IE/T(/). IHM PI/PIE/MI/U(/). IHM PIO(/) 0. IHM Power/N(/). L NN/T//WLN. K ITEF. IO N HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF chematic Page IZE OE O.NUMER REV ustom --00-L X0 X0 HEET

. lock iagram : FN P. L P. RT P. PU Palmrest Thermal EM0 LV P. V oard Thermal R PU mmxmm Penryn - FF Penryn Pin MH P., F pin antiga - FF F.0V /00/0MHz R.V mmxmm 00/0MHz R.V 00/0MHz OIMM0 OIMM PLL ILPRKLFT TP P P. MHz+/- x (PU, N) 00MHz+/- x MHz x (IH, ) MHz x MHz x (IH, IO) MHz/MHz+/-x P.- P. MI x P. T H P. T 0 IH IHM-FF mmxmm PI-Express x.hz-----port PI-Express x.hz-----port PI-Express x.hz-----port Miniard # WLN Port# P. U0 Port P. U U Port Port P. P. H T 0 P. oard F pin PI-Express x.hz-----port PI-Express x.hz-----port PI-Express x.hz-----port EY oard be RTLP P. RJ P. EY oard udio oard U HUX EY oard U.0/. EHI# upport 0~ state H MHz M. P. RJ P. udio oard IntMic tereo P. nalog In P. IN IN udio odec LX-R P. Out Out IN Out PK P. nalog Out P. LP.V MHz U WLN P. U amera P. U luetooth P. U Finger Printer P. FP oard PMU&K ITE0F P. 0Port P. TPM oard TPM EY PORT R oard U U0 U K P. tick P. VI- HU UX HP-OUT/MI-IN LINE-IN/PIF RJ JK U RELTEK RT P.- PI Flash ROM P. TM (antiga) U Port (IHM) nalog Out (LX) V I LN (R) P/FP oard lide Pad P. HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF lock iagram IZE OE O.NUMER REV ustom X0 --00-L X0 HEET

. Net name escription : Voltage Rails IN +VL +V +V +V +V +.V V_ORE +.0V +.V +.V +.V 0.VT_RIII Part Naming onventions N F L Q R RP U Y = = = = = = = = = = apacitor onnector iode Fuse Inductor Transistor Resistor Resistor Pack rbitrary Logic evice rystal and Osc Net Name uffix # = ctive Low signal P Layers Primary system power supply.0v always on power rail by LTH or IN.0V always on power rail by EPWON.V always on power rail by EPWON.0V switched power rail by LP_#_R.V switched power rail by LP_#_R.V switched power rail by LP_#_R ore Voltage for PU.0V power rail for TL+ termination/ore for MH by LP_#_R.V switched power rail by LP_#_R.V power rail for PU PLL/MI;PIE;RIII LLs for MH/ore;PIE for IHm by LP_#_R.V power rail for RII by LP_#_R 0.V RII Termination Voltage by LP_#_R. oard tack up escription Layer Layer Layer Layer Layer Layer Layer Layer Host lock PI-E lock R LK R trobe MI us PIE us VO T U LV Lan ohm +/- 0% omponent ide, Microstrip signal Layer round Plane tripline Layer Power Plane tripline Layer tripline Layer round Plane older ide,microstrip signal Layer ifferential Impedance for Microstrip ifferential Impedance for tripline ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% 0 ohm +/- 0% ohm +/- 0% 0 ohm +/- 0% 0 ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% 0 ohm +/- 0% ohm +/- 0% ohm +/- 0% ohm +/- 0% Power Rail estination V_ORE Penryn FF HFM: LFM:.V~.V~.V 0.V~0.V~0.V.0V Penryn FF : TL+ termination V~.0V~.0V. antiga : ore 0.V~.0V~.0V. antiga : PIE 0.V~.0V~.0V. antiga :ore+imel+hio 0.V~.0V~.0V. antiga :V_MH 0.V~.0V~.0V 0. antiga :V_M_K and NTF 0.V~.0V~.0V.m antiga :V_MI 0.V~.0V~.0V m antiga :V_M 0.V~.0V~.0V.m antiga :VTT 0.V~.0V~.0V m IHM:V_0 0.V~.0V~.0V. IHM:MI 0.V~.0V~.0V m IHM:PU_IO 0.V~.0V~.0V m.v Penryn FF PLL.V~.V~.V 0m antiga : Q.V~.V~.V 0.m antiga : LV.V~.V~.V 0.m antiga : TV.V~.V~.V m antiga : Various PLL analog supply.v~.v~.v m antiga : V_M_K.V~.V~.V.m antiga : V_M.V~.V~.V. IHM:PIE_IH.V~.V~.V m IHM:T_IH.V~.V~.V. IHM:V_LN.V~.V~.V 0m Mini ard: Express ard:.v~.v~.v 0m.V antiga : RIII ystem Memory.V~.V~.V.(00M).(0M) 0.VT_RIII:RIII Terminator: 0.V~0.V~0.V.0 V antiga : HV MO.V~.V~.V 0.m antiga : V_TV.V~.V~.V m IHM:V_.V~.V~.V 0m IHM:VLN_.V~.V~.V m Thermal ensor:.0v~.v~.v m Mini ard: UMT Express ard:.v~.v~.v. LK enerator: ILPRKLFT.V~.V~.V 00m Mini ard: WirelessLan luetooth: uper I/O: IT0E.0V~.V~.V zalia odec: L zalia M:.V HNE by Voltage TE Tuesday, March 0, 00 0 urrent V IHM: RT V~.V~.V u IHM:VU_.V~.V~.V m IHM:VL_.V~.V~.V m IHM:VLN_.V~.V~.V m L:.0V~.V~.V Lan:R.0V~.V~.V zalia M: Flash ROM: IO.0V~.V~.V V V VL VI ardreader: RT zalia odec: L H: T O: T udio MP: Inverter:.0V~.V~.V.0V~.V~.V.V~.0V~.V.V~.0V~.V Webam.V~.0V~.V U: x ports V U V. ontrol Power.0V~.V~.V 0m VL E: ITEE.0V~.V~.V 00m Max:. ; R/W: 0m ; TY: 0m Max:. ; R/W: 00m ; TY: m INVENTE P (Penryn+antiga+IHM)FF NNOTTION OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

.chematic modify Item and History : 00.00. U P for ocking, U P for Finger printer, Modify N -----P. Modify N0 to 0pin-------P. Move PWR_WIN# from N to N0. TPM module------p 00.00. _U_EN, _RT_IN#-----P, 00.0. hange power item: R0,R,T NN TH PIN HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF chematic Modify OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

YTEM POWER ON/OFF EQUENE rawing : Wendy, Huang Power on/f sequence insert (without attery Pack) Power on sequence Power f sequence lways.v W OFF: RTV(.V) VL,VL E_VL Low IN#(I) E Latch E ON When Press Power witch E ON(O) W OFF: Power on/f sequence attery insert (without adapter) Power on sequence Power f sequence lways.v RTV(.V) VL,VL E_VL IN#(I) E Programming This Pin To E ON(O) Power on/f sequence insert(with charge over %) Power on sequence Power f sequence lways.v W OFF: RTV(.V) VL,VL E_VL Wake-Up E For attery harge IN#(I) E ON(O) W ON: PWR_WIN#(I) W ON: PWR_WIN#(I) W ON: PWR_WIN#(I) LTH_ON(O) LTH_ON(O) LTH_ON(O) V,V V,V V,V RMRT#(O) RMRT#(O) RMRT#(O) PWR_TN#(O) PWR_TN#(O) PWR_TN#(O) U#(I) U#(I) U#(I) U#(I) U#(I) U#(I).V_R.V_R.V_R MIN POWER MIN POWER MIN POWER.V_PWR(I).V_PWR(I).V_PWR(I).0V_PWR(I).0V_PWR(I).0V_PWR(I) LL_YPWR(O) LL_YPWR(O) LL_YPWR(O) VR_ON(O) VR_ON(O) VR_ON(O) VORE_(I) VORE_(I) VORE_(I) PM_IH_PWR(O) PM_IH_PWR(O) PM_IH_PWR(O) Power on/f sequence insert(without charge over %) W OFF: W ON: RTV(.V) VL,VL E_VL IN#(I) E ON(O) PWR_WIN#(I) LTH_ON(O) V,V RMRT#(O) PWR_TN#(O) U#(I) U#(I).V_R MIN POWER.V_PWR(I).0V_PWR(I) LL_YPWR(O) VR_ON(O) VORE_(I) PM_IH_PWR(O) Power on sequence lways.v ystem oot ystem oot E Latch This ignal Power f sequence Full attery apacity bout %~00% uspend nd Resume equence () uspend sequence Resume sequence lways.v W OFF: RTV(.V) VL,VL E_VL on't are This ignal IN#(I) E ON(O) W ON: PWR_WIN#(I) LTH_ON(O) V,V RMRT#(O) PWR_TN#(O) U#(I) U#(I).V_R MIN POWER.V_PWR(I).0V_PWR(I) LL_YPWR(O) VR_ON(O) VORE_(I) PM_IH_PWR(O) Power on/f sequence after windows shoutdown (WOL enable) uspend sequence Resume sequence W OFF: RTV(.V) VL,VL E_VL IN#(I) E ON(O) W ON: PWR_WIN#(I) LTH_ON(O) V,V RMRT#(O) PWR_TN#(O) U#(I) U#(I).V_R MIN POWER.V_PWR(I).0V_PWR(I) LL_YPWR(O) VR_ON(O) VORE_(I) PM_IH_PWR(O) lways.v Low E Keep E ON ignal To When WOL Enable E Keep LTH_ON ignal To When WOL Enable INVENTE P (Penryn+antiga+IHM)FF Time iagram IZE OE O.NUMER REV ustom X0 --00-L X0 HNE by TE Tuesday, March 0, 00 HEET

Power lock iagram : PTER HRER MX MO TTERY IN TP TP V.V.V MO MO TP00 V.V 0.V MO.V PU ORE TP.0V TP0 PU ORE HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF Power lock iagram OE IZE O.NUMER REV --00-L X0 X0 HEET

N NPTH NPTH P WT -00 E 000 N NPTH NPTH P WT -00 E_NU 000_NU 0 0.uF 0V 0% 00 XR 0 0pF 0V 0.% 00 0H L0 NFEPTZEL Murata 0.uF 0V 0% 00 XR 0pF 0V 0.% 00 0H 0 00K-%-/W-00 R R0 00K-%-/W-00 Q MP 0V. O 0.uF 0V 0% 00 XR R 0K-%-/W-00. PIN + LuF V 0% 0.X. _ON For P For JM,JM For reen P PIN R 00K-%-/W-00 Q MK00FU 0V 00m -0 P R0 IN0. K IN,0,,,,, 0.0 % W P-E/ 0V TO H_EN R, IN# 0-%-/W-00 R VL IL VP R IL V. % /0W 00 R 0K-%-/W-00 0K-%-/W-00 R0 00K % /W 00 R uf 0V 0% XR 00 0 0.uF V 0% 00 ON XR R 0-%-/W-00 0.0uF V % 00 XR RV-0 0V 0m UM R IN V 0-%-/W-00 PRN ET OP EN R 0-%-/W-00 IN 0 ILHZ QOP P INTERIL 000 ELL 00pF 0V 0% 00 XR IP IOMP R0.-%-/W-00 0.uF V 0% 00 XR VOMP IM VREF_ PHE VREF HLIM UTE HLIM R 0K-%-/W-00 OOT VJ U VP LTE PN N LIM 0 0 0.uF V 0% 00 XR R0. % /0W 00 +/-00PPM/degree IL VP LIM K % /W 00 PMU_ITL R 0K-%-/W-00 RV-0 0V 0m UM 0.uF.V 0% 00 XR VREF_ R.K % /W 00 R R.K % /W 00 Q R0 0K % /W 00 K-%-/W-00 R Q R 0K-%-/W-00 Q RF request PMU_VTL. % /W 00_NU R 000pF 0V 0% 00 XR_NU Total power 0w MK00FU 0V 00m -0 P pf 0V % 00 NPO PMU_VTL 0UF V 0% 0 XR 0UF V 0% 0 XR 0 FM 0V 0 POWER P L 0uH 0% PM0T-00M Q I0N 0V POWERPK P R 0.0 % W pf 0V % 00 NPO 0UF V 0% 0 XR 0 K P-E/ 0V TO 0UF V 0% 0 XR VT 00K % /W 00 MK00FU 0V 00m -0 P 0.0uF V 0% 00 XR 0.0uF V 0% 00 XR R 0K % /W 00 R 00-%-/W-00 IP R HORT-00-PWR 0.uF V 0% 00 XR IP=.*0mR*Iin HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF daptor in / harge OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

, VL _W Q MK00FU 0V 00m -0 P _W, LTH_ON R 00K % /W 00 Q MK00FU 0V 00m -0 P Q MK00FU 0V 00m -0 P N_ R 00K % /W 00 0.uF V 0% 00 XR 0,,,,,,,0,,,,, IN.V@ V P U_POWERP_ P U_POWERP_ 0+ T0uF.V m 0%.K-%-/0W-00 00PF 0V 0% XR 00 pf 0V % 00 NPO L 00PF 0V 0% XR 00.uH PM0T-RMN pf 0V % 00 NPO R R Q 0K-%-/W-00, N_ N_ VL 0uF 0V 0% 00 XR in-t-e 0V 0 POWERPK R 0-%-/W-00 0.uF V 0% 00 XR I0N 0V POWERPK P Q R0 0.K % /W 00 0 R VO VRE VT RVH LL RVL 0K % /W 00_NU ENTRIP EN0 VF TONEL N_ R0 R HORT-00-PWR, VL HORT-00-PWR,0,,,,, IN R HORT-00-PWR VREF VF TPRER QFN P TI 000 KIPEL N VIN VRE ENTRIP VLK U VO POO VT RVH LL RVL R 0 TP R HORT-00-PWR 0.K % /W 00 VL, N_ N_ R 0-%-/W-00 N_ 0K-%-/W-00 0.uF V 0% 00 XR L.uH PM0T-RMN pf 0V % 00 NPO R 0.K % /0W 00 0UF V 0% 0 XR Q FM 0V 0 POWER P Q0 I0N 0V POWERPK P R 00PF 0V 0% XR 00 R pf 0V % 00 NPO 00PF 0V 0% XR 00 0UF V 0% 0 XR + T0uF.V m 0% IN P U_POWERP_ P0 U_POWERP_ P U_POWERP_.V@ V 0,,,,,0,,, IN,0,,,,, 0UF V 0% 0 XR 0uF 0V 0% 00 XR N_ HORT-00-PWR For reen P, E_VL VT, VL R0 0-%-/0W-00 E_VL, TTERY_IN H: no battery L: battery insert 00pF 0V % 00 NPO_NU R 0K % /W 00 TH R HORT-00-MIL R 0K-%-/W-00_NU,0,,,,, IN 0 0V M Q FMZ 0V. POWER P R 00K % /W 00 0000 PT 0V 0. TT_T TT_LK IN0 NN N 0 TH ZV.V m 00mW OT P 00pF 0V % 00 NPO_NU 00pF 0V % 00 NPO_NU TH 000pF 0V 0% 00 XR N N P TT V-0-L 000 HNE by TE Tuesday, March 0, 00 IZE ustom INVENTE P (Penryn+antiga+IHM)FF VL/V/VL/V

P U_POWERP_.,,,,,, IN,,,,,,,0,,,,, M_PWR.K % /W 00 R V R 0K-%-/W-00 U TZ0F OT P 00000 Intel Item 0 0.uF 0V 0% 00 XR,,,,,,,,0,,,,, U#,.V_PWR U# R.K-%-/W-00 V R 00K-%-/W-00,,,,,0,,, N_.V R.K % /W 00 0.uF V 0% 00 XR_NU V R 0K-%-/W-00 0UF V 0% 0 XR uf.v 0% 00 XR R 00 % /0W 00 R 00K-%-/W-00 VFILT U TPRYR QFN P TI 0000 VREF=0.V uf.v 0% 00 XR FM 0V 0 POWER P N_.V Q 00PF 0V 0% XR 00 N_.V 0 00PF 0V 0% XR 00.V@ N_.V,,,,,.V,,,,,0,,, V,, M_VREF,,,,,.V,,,,, U# U#. PWR_IMM_VTT,,,,,,,0,,,,, V Q V,,,,,,,,,,,,,,0,,,,,,,,,,,0,,, V V,,,0,,,,,, Q TP0 0V. OT P + T0uF V m PNONI pf 0V % 00 NPO pf 0V % 00 NPO Q TP0 0V. OT P K-%-/0W-00 R MK00FU 0V 00m -0 P_NU,,,, U# TON TRIP N POO EN_PV TH VOUT VT RVH LL RVL VF PN VRV 0 R 0-%-/W-00 R 0.uF V 0% 00 XR 0 HORT-00-PWR pf 0V % 00 NPO Q I0N 0V POWERPK P uh PM0T-R0MN L R.K % /W 00 R.K % /W 00 pf 0V % 00 NPO,,,,,.V P U_POWERP_ P U_POWERP_ R 0-%-/W-00_NU R 0-%-/0W-00 R 00-%-/W-00_NU 0.uF 0V 0% 00 XR uf.v 0% 00 XR U 0 VIN VQN VLOIN VTT VTTREF VTTN N PN TML FU MOP0 0P MT 000 pf 0V % 00 NPO 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR.uF 0V 0% 00 XR R K-%-/0W-00 Q TP0 0V. OT P R K-%-/0W-00 00-%-/0W-00_NU R 0.uF 0V 0% 00 XR Q TP0 0V. OT P K-%-/0W-00 R 00-%-/0W-00_NU R,,,, U# R 00K % /W 00 E Q0 NPN TEE EMT ROHM E Q Q MK00FU 0V 00m -0 P_NU NPN TEE EMT ROHM HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF V/V/.V (R) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET 0

U,0,,,,,,0,,,,, V U VIN VOUT.V,0,,,,,,0,,,,, V VIN VOUT. V 0 N 0 0 N EN N R EN N 0-0TU.V OT- P MT 000 K-%-/W-00 0-0TU.V OT- P MT 000 0,,,, U# 0mils 0uF.V 0% 00 XR K-%-/W-00 R 0 pf 0V % 00 NPO 0 pf 0V % 00 NPO 0mils 0uF.V 0% 00 XR 0mils 0uF.V 0% 00 XR 0 pf 0V % 00 NPO pf 0V % 00 NPO 0mils 0uF.V 0% 00 XR LOE TO Q,,,,,,,,0.0V,,0,,,, IN,0,,,,0,,, V TRIP VT 0-%-/W-00 0.uF V 0% 00 XR R RVH 0,,,,,,,,,,,,,,0,,,,,, V Q VFILT change to 00 % R LL +.K % /W 00 RVL R uf.v 0% 00 XR N I0N 0V POWERPK P 0K-%-/W-00 VF POO VRV 0 0,,,, U# P U_POWERP_.0V_PWR.K-%-/W-00 R0 0.uF V 0% 00 XR 00PF 0V 0% XR 00 pf 0V % 00 NPO 0UF V 0% 0 XR.K % /W 00 R.K % /W 00 0UF V 0% 0 XR N_.0V R 00 % /0W 00 TON U0 TPRYR QFN P TI 0000 R 00K-%-/W-00 EN_PV TH VOUT N_.0V PN VREF=0.V R uf.v 0% 00 XR FM 0V 0 POWER P R N_.0V HORT-00-PWR Q. % /W 00_NU R 000pF 0V 0% 00 XR_NU RF request L uh PM0T-R0MN R0.K % /W 00 00PF 0V 0% XR 00 N_.0V T0uF V m PNONI LOE TO Q 0 pf 0V % 00 NPO HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF.0V/./.V/.V OE IZE O.NUMER REV ustom --00-L X0 X0

.V 0,,,,,.V Q,,,,0,,.V FNZ 0V. O P For reen P, E_VL R K-%-/W-00,,0,,,, IN Q N00 0V 0. OT R0 K-%-/0W-00 R 0 0.uF V 0% 00 XR K-%-/0W-00 R0 0K-%-/W-00 R0 00K-%-/0W-00 R0 0-%-/0W-00_NU, PWR_WIN# None reen P ---- NU RV-0 0V 0m UM 0.uF 0V 0% 00 XR PWR_WIN#_ 0,,,, U# E Q NPN TEE EMT ROHM, VL R % /W 00, VL 00pF 0V % 00 NPO_NU EMI ap 0,,,,,.V,0,,,,,,0,,,,, LN_ON 0.uF 0V 0% 00 XR_NU,0,,,,,,0,,,,, V V,0,,,,0,,,,0,,,,,,0,,,,,,,0,,,,,0,,,,0,,,,0,,,,0,,, 0.uF 0V 0% 00 XR V IN V V 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR_NU,,,,,0,,,,,, V V 0,,,0,,,,,, V 0.uF V -0%+0% 00 YV_NU V 0,,,,,,,,,,,,,,0,,,,,, 0,,,0,,,,,, V_LN 0.uF 0V 0% 00 XR_NU 0.uF 0V 0% 00 XR V 0,,,,,,,,,,,,,,0,,,,,, 0,,,0,,,,,, V 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR,0,,,,0,,, V 0.uF 0V 0% 00 XR_NU V 0,,,,,,,,,,,,,,0,,,,,, 0,, PWR_IMM_VTT 0.uF 0V 0% 00 XR_NU V 0,,,0,,,,,, 0,, PWR_IMM_VTT,,,,0,, 0.uF 0V 0% 00 XR_NU, VORE_PU V 0,,,,,,,,,,,,,,0,,,,,,,,,,0,, 0 0.uF 0V 0% 00 XR_NU,,,,,0,,,,,, V V 0,,,0,,,,,, 0.uF 0V 0% 00 XR 0 0.uF 0V 0% 00 XR 0.uF V -0%+0% 00 YV_NU,,0,,,, IN V,0,,,,0,,, 0.uF V -0%+0% 00 YV_NU,,0,,,, IN V,0,,,,0,,, 0.uF 0V 0% 00 XR 0.uF V -0%+0% 00 YV_NU,,0,,,, IN V,0,,,,,,0,,,,, 0.uF V -0%+0% 00 YV_NU,,0,,,, IN V,0,,,,,,0,,,,, 0 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR Q I0-T-E 0V. OT,,0,,,,,,0,,,,,,0,,,,,,0,,,, 0,,,,,,,,,,,,,,0,,,,,,,0,,,,,,0,,,,,, 0,,,,,,,,,,,,,,0,,,,,, 0,,,,,,,,,,,,,,0,,,,,, 0,,,,,,,,,,,,,,0,,,,,, R 00K-%-/W-00 0.0uF V 0% 00 XR E 0,,,0,,,,,,,0,,,,0,,,,0,,,,0,,,,,, 0mil R 0K-%-/W-00 Q NPN PTEU 0V 00m OT.V.V IN IN IN IN V V VFX_ORE.0V_PU.0V_PU V V V V V V V VORE_PU VORE_PU VFX_ORE 00 0 0 0 0 0.uF V -0%+0% 00 YV 0.uF V -0%+0% 00 YV 0.uF V -0%+0% 00 YV 0.uF V -0%+0% 00 YV 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR E ON HOLE-P FIX FMK FIX FMK, FIX FMK FIX FMK R K-%-/W-00 HOLE-P_0_ R M-%-/W-00 PWR_WIN# 0 NUT-P_0_0 FIX FMK FIX FMK V_ FIX FMK FIX FMK R 00K-%-/W-00 NUT-P_0_0 R 0-%-/W-00 Q N00 0V m OT NUT-P_0_0 Q O 0V OT 00pF 0V % 00 NPO_NU NUT-P_0_0 Q R M % /W 00 O 0V OT R M-%-/W-00_NU HNE by REW-P 00pF 0V % 00 NPO_NU REW-P_0 O 0V OT Q RV-0 0V 0m UM R 0-%-/W-00 REW-P_0 REW-P_0 TE Tuesday, March 0, 00 R M-%-/W-00 REW-P REW-P_0 P N NN _ON PEVUT.V 0W OT REW-P_0 INVENTE P (Penryn+antiga+IHM)FF Power on latch OE IZE O.NUMER REV ustom --00-L X0 X0 HEET REW-P_0

R 0-%-/W-00_NU 0-%-/W-00_NU R 0 0pF V % 00 NPO R 0-%-/W-00 V,0,,,,,,0,,,,, R.K-%-/W-00 VR_ON V 0,,,,,,,,,,,,,,0,,,,,, R K % /0W 00 R 0-%-/W-00 R R0 R 0N uf.v 0% 00 XR VREF ROOP VFILT ILEW 0 OREL TONEL TRIPEL PWRMON VR_ON 0-%-/W-00 U LKEN# 0K-%-/W-00 0K-%-/W-00 R % /W 00 PM_PRLPVR, VORE_,, IN,,0,,,, 0N VENE VENE 0N uf.v 0% 00 XR N P pf 0V % 00 NPO R 0-%-/W-00 R pf 0V % 00 NPO 0-%-/W-00 R 0K-%-/W-00 pf 0V % 00 NPO 0N R0 H_PROHOT# N N P NN VN THERM VR_TT# PRTP# 0 VI TP0RH QFN P TI 000 VI VI VI VI VI VI0 PRLP POO VIN RVL 0 LL VT RVH TP R.-%-/W-00 V,0,,,,0,,, uf V 0% 00 XR.uF.V 0% XR 00 Q FM 0V Q FM0 0V 0N L R.K-%-/W-00.K % / 00 R 0.0uF V 0% 00 + T.uF V 00m NYO 0UF V 0% 0 XR, L 0.uH 0%.X0X R 0K % 00 NT VORE_PU pf 0V % 00 NPO OUT / INPUT?? 0-%-/W-00_NU R K % /0W 00,, H_PRTP# R 0-%-/W-00 P R pf 0V % 00 NPO 0-%-/W-00 H_VI H_VI H_VI H_VI H_VI H_VI H_VI0 R 0-%-/W-00 R0 0-%-/W-00 R 0-%-/W-00 R 0-%-/W-00 R 0-%-/W-00 R 0-%-/W-00 R 0-%-/W-00 R N pf 0V % 00 NPO 0-%-/W-00 R pf 0V % 00 NPO 0N 0N HORT-00-0MIL HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF PU ore Power IZE OE O.NUMER X0 --00-L HEET

V,0,,,,0,,, 0,,,,,,,,,,,,,,0,,,,,, FT_VI_ FT_VI_ FT_VI_ FT_VI_ FT_VI_0 R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU V R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU R 0K-%-/W-00_NU 00pF 0V % 00 NPO Intel item 000pF 0V 0% 00 XR P00 P000 P00 P00 P00 P00 0K-%-/W-00 R0 00K % /W 00 R0 uf.v 0% 00 XR 00pF 0V % 00 NPO U VI VI VI VI VI0 HY 0-%-/W-00 P00 R P00 P00 P000 0,,,,,,,,,,,,,,0,,,,,, T N T 00K % /W 00 R P00 VREF P N P00 PP 0pF 0% 0V XR 00 P00 P00 T- 0V 00M OT 0.uF V 0% 00 XR P00 MLTRT MLP P 000 LET R 0K-%-/0W-00 RN VREF N 0 V ERROUT 0 R.0K-%-/0W-00 PMON P00 K-%-/W-00 R 00pF 0V % 00 NPO P EN RMP + F- - F+ P00 0.0uF V 0% 00 XR P00 P00 P00 P00 P000 P00 00pF 0V % 00 NPO N VREF N 000pF 0V 0% 00 XR 0K-%-/W-00 R0 R R 00pF 0V % 00 NPO N V U# 0,,,, 0-%-/W-00_NU VON 0-%-/W-00, Q0 FM 0V 0 POWER P 00pF 0V % 00 NPO 00pF 0V % 00 NPO VFX_ORE 000pF 0V 0% 00 XR R 0K-%-/W-00 pf 0V % 00 NPO R N 0-%-/W-00 P IN,,0,,,, U_POWERP_ 0UF V 0% 0 XR 0UF V 0% 0 XR uh PM0T-R0MN R00 K-%-/0W-00 R P00.K % /0W 00 P00 R 0.0uF 0V 0% XR 00 Intel item L Q I0N 0V POWERPK P R R R0 0 0-%-/W-00 R 00-%-/W-00 R0.K-%-/W-00 0-%-/W-00_NU 0-%-/W-00_NU K % /0W 00 R0 00-%-/W-00 + T0uF V m PNONI 00PF 0V 0% XR 00 0.uF 0V 0% 00 XR pf 0V % 00 NPO P U_POWERP_ P U_POWERP_ VFX_ORE, N R0 0 % /W 00 HORT-00-0MIL R0 V_X_ENE V_X_ENE N R 0 % /W 00 HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF PU ORE OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

E U UE M U V[00] V[0] V_ V_0 F R H_# V[00] V[0] V_ V_ P M H_# U Y0 H_# []# # V[00] V[0] V_ V_ V J H_NR# V J 0 H_# []# NR# V[00] V[0] V_ V_ W L H_# H_PRI# F W J H []# PRI# V[00] V[0] V_ V_ T H W J E H_# []# V[00] V[0] V_ V_ N H_# H_EFER# K Y L []# EFER# V[00] V[0] V_0 V_ F H_# H_RY# M T L J []# RY# V[00] V[0] V_ V_ T J H_Y# P V L H0 H_#0 []# Y# V[00] V[00] V_ V_ T N M H_# [0]# V[00] V[0] V_ V_ M H_REQ#0 V N L H_# []# R0# V[0] V[0] V_ V_0 Y N N H_# []# H_IERR# V[0] V[0] V_ V_ 0 R -%-/W-00.0V,,,,,,,,0 R R H_# []# IERR# V[0] V[0] V_ V_ E H_INIT# R M0 H_# []# INIT# V[0] V[0] V_ V_ F R T H_#[..] H_# []# V[0] V[0] V_ V_ H_#[..] N H_L# H U V []# L# V[0] V[0] V_ V_ H_T#0 Y K E U W T[0]# R HORT-00-MIL V[0] V[0] V_0 V_ H_REQ#0 H_PURT# M E U W REET# V[0] V[0] V_ V_ R K H_REQ# H_R#0 P W Y REQ[0]# R[0]# V[0] V[00] V_ V_ R H H_REQ# H_R# Y W U REQ[]# R[]# V[00] V[0] V_ V_ U K H_REQ# H_R# V E W W REQ[]# R[]# V[0] V[0] V_ V_00 P L H_REQ#[..0] H_REQ# H_TRY# T T0 REQ[]# TRY# V[0] V[0] V_ V_0 H_REQ#[..0] W V J REQ[]# V[0] V[0] V_ V_0 H H_# H_HIT# Y J HIT# V[0] V[0] V_ V_0 N F H_# H_HITM# L []# HITM# V[0] V[0] V_ V_0 K L H_# []# V[0] V[0] V_ V_0 Y N H_#0 []# PM[0]# V[0] V[0] V_0 V_0 T E N E H_# [0]# PM[]# V[0] V[0] V_ V_0 K J E H_# []# PM[]# V[0] V[0] V_ V_0 T Y H L E H_# []# PM[]# V[00] V[] V_ V_0 H V0 J N E H_# []# PRY# XP_PM# V[0] V[] V_ V_0 F V L R F H_# []# PREQ# XP_TK V[0] V[] V_ V_ J M R H_# []# TK V XP_TI V[0] V[] V_ V_ H W N U J H H_# []# TI XP_TO V[0] V[] V_ V_ M R U J K H_# []# TO U XP_TM V[0] V[] V_ V_ P T R J K H_# []# TM W XP_TRT# V[0] V[] V_ V_ R V.0V,,,,,,,,0 U U L M H_#0 []# TRT# XP_REET# V[0] V[] V_00 V_ J J W W L M H_# [0]# R# R V[0] V[] V_0 V_ L Y W L P H_# []# -%-/W-00 V[0] V[0] V_0 V_ M W N P H_# []# V[00] V[] V_0 V_ U N T H_# []# THERML V[0] V[] V_0 V_0 P N T H_#[..] H_# []# V[0] V[] V_0 V_ H_#[..] R H_PROHOT# E R V []# PROHOT# V[0] V[] V_0 V_ H_T# N H_THERM R V T[]# THERM V[0] V[] V_0 V_ H_THERM H R U THERM V[0] V[] V_0 V_ H_0M# J U Y 0M# V[0] V[] V_0 V_ H_FERR# 0 PM_THRMTRIP#,, L E U Y FERR# THERMTRIP# V[0] V[] V_0 V_ H_INNE# F0 M E U INNE# V[0] V[] V_ V_ N W V[0] V[0] V_ V_ H_TPLK# F R W TPLK# hould be connect to IH and antiga without T-ing(no stub) V[00] V[] V_ V_ H_INTR R J W LINT0 H LK V[0] V[] V_ V_0 H_NMI LK_PU_LK T J F LINT LK[0] V[0] V[] V_ V_ H_MI# E LK_PU_LK# U E F MI# LK[] V[0] V[] V_ V_ U H V[0] V[] V_ V_ V W J H RV0 V[0] V[] V_ V_ Y W L K RV0 V[0] V[] V_ V_ L K RV0 V[0] V[] V_0 V_ L N M RV0 V[0] V[] V_ V_ J 0 N M No stub on H_TPLK test point RV0 V[0] V[0] V_ V_ F L E P RV0 V[00] V[] V_ V_ H N E P RV0 XP P/U & P/ V[0] V[] V_ V_0 H R T V[0] V[] V_ V_ R T V[0] V[] V_ V_ K R J U XP_REET# R0 K-%-/W-00 V[0] V[] V_ V_ V 0,,,,,,,,,,,,,,0,,,,,, M U J V V[0] V[] V_ V_ M U L U XP_TO R.-%-/W-00_NU V[0] V[] V_ V_ XP_TM.0V,,,,,,,,0 P W L W PU Penryn_FF F P INTEL R.-%-/W-00 V[0] V[] V_0 V_ T W N Y 0000 XP_TI R0.-%-/W-00 V[0] V[] V_ V_ V U N XP_PM# R.-%-/W-00 V[0] V[0] V_ V_ T W R Rout to TP via and place gnd via w/in 00mils V[00] V[] V_ V_ Y R XP_TRT# R0 -%-/W-00 V[0] V[] V_ V_0 U XP_TK R.-%-/W-00 V[0] V[] V_ V_ U V[0] V[] V_ V_ Y W V[0] V[] V_ V_ W E V[0] V[] V_ V_ F V[0] V[] V_ V_ H J V[0] V[] V_0 V_ H L V[0] V[] V_ V_ K N V[0] V[0] V_ V_ M E E R #[-], PM#[0-]:Leave escape routing on for future functionality V[00] V[] V_ V_ P E E U V[0] V[] V_ V_0 E W V[] V_ V_ V_ V_ J PU Penryn_FF F P INTEL V_ V_ J E 0000 V_ V_ L H_#[..0] U H_#[..0] V_ V_ H_#[..0] H_#0 H_# H_#[..0] L J V_0 V_ F0 P N L H_# [0]# []# R H_# V_ V_ N N H_# []# []# E H0 H_# V_ V_ R R H_# []# []# J F0 H_# V_ V_ R U H_# []# []# H0 J H_# V_ V_0 U W H_# []# []# H H_# V_ V_ U H_# []# []# F H_# V_ V_ W H_# []# []# H_# V_ V_ E H W H_# []# []# L M H_#0 V_ V_ E H_# []# [0]# K N H_# V_ V_ H_#0 []# []# N M0 H_# V_0 V_ W H_# [0]# []# T0 K0 H_# V_ V_ H_# []# []# M0 H_# V_ V_ H_# []# []# P0 H_# V_ V_ H_# []# []# M N H_# V_ V_0 E H_# []# []# L L H_# V_ V_ []# []# V_ V_ H_TN#0 K0 K TN[0]# TN[]# H_TN# H0 V_ V_ H_TP#0 J L TP[0]# TP[]# H_TP# M V_ V_ H_INV#0 P0 J INV[0]# INV[]# H_INV# J V_ V_ L H_#[..0] H_#[..0] V_0 V_ H_#[..0] H_# H_# H_#[..0] N V_ V_ P V M0 H_# []# []# V0 T H_# V_ V_ T H_# []# []# V V0 H_#0 V_ V_ R H_# []# [0]# U H_# V_ V_0 U H_#0 []# []# R W H_# V_ V_ W H_# [0]# []# W R H_# V_ V_ T0 H_# []# []# N H_# V_ V_ Y H_# []# []# U H_# V_ V_ H_# []# []# Y H_# V_ V_,,,,,,,,0.0V H_# []# []# 0 T0 H_# H_# []# []# 0 H_# PU Penryn_FF F P INTEL H_# []# []# H_# 0000 H_# []# []# H_#0 H_# []# [0]# Y0 0 H_# H_#0 []# []# Y H_# H_# [0]# []# T U H_# R0 []# []# H_TN# U Y0 TN[]# TN[]# H_TN# K-%-/W-00 H_TP# W Y TP[]# TP[]# H_TP# H_INV# R INV[]# INV[]# H_INV# K-%-/W-00_NU TLREF W E OMP0 R.-%-/W-00 R H_TET TLREF OMP[0] E MI OMP R.-%-/W-00 R H_TET TET OMP[] 0 E OMP R.-%-/W-00 R K-%-/W-00_NU TET OMP[] F OMP R.-%-/W-00 K-%-/W-00 TET OMP[] E 0.uF 0V 0% 00 XR TET Y0 TET PRTP# H_PRTP#,, TET PLP# H_PLP# PWR# H_PWR# LK_EL0 EL[0] PWROO E H_PWR LK_EL 0 EL[] LP# H_PULP# LK_EL 0 EL[] PI# Zo=ohm, 0." max for TLREF, pace any other switch signals away from TLREF with a minimum mils. on't allow the TLREF routing to create splits or discontinuities in the reference planes the F signals R ROUP 0 R ROUP IH ONTROL XP/ITP INL T ROUP 0 T ROUP REERVE T ROUP T ROUP PU Penryn_FF F P INTEL 0000 H_PWR rise time : Max : ns omp0, connect with Zo=.ohm, make trace length shorter than 0." and width is mils. omp, connect with Zo=ohm, make trace length shorter than 0." and width is mils HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF Penryn Processor(/) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET E

E.0V_PU UF L V_0 VP_0 N V_0 VP_0 P V_0 VP_0 V_0 VP_0 P V_0 VP_0 Place these inside socket cavity on L Place these inside socket cavity on U_POWERP_ V_0 VP_0 E V_0 VP_0 (North side secondary) L (outh side secondary) F E.0V_PU V_0 VP_0 F F V_0 VP_0 H V_0 VP_00, VORE_PU H F V_ VP_0 K H V_ VP_0 K J U P 0mil V_ VP_0 M L U_POWERP_ V_ VP_0 F M N V[00] V[0] V_ VP_0 0 P K V[00] V[0] V_ VP_0 H.0V,,,,,,,,0 P R V[00] V[00] V_ VP_0 J Y T U V[00] V[0] V_ VP_0 K T P V[00] V[0] V_ VP_0 L V V V[00] V[0] + Intel item V_0 VP_00 M F0 V W V[00] V[0] T0uF.V 0% m V_ VP_0 N F Y V[00] V[0] V_ VP_0 P H0 Y V[00] V[0] V_ VP_0 R H V[00] V[0] V_ VP_0 T F E V[0] V[0] V_ VP_0 U H V[0] V[0] V_ VP_0 V K0 J V[0] V[00] V_ VP_0 W K F F V[0] V[0] V_ VP_0 Y M0 F L V[0] V[0] V_ VP_0 M H N V[0] V[0] V_0 VP_00 P0 H K V[0] V[0] V_ VP_0 P K P V[0] V[0] Place these inside socket cavity on L V_ VP_0 K K Place these inside socket cavity on L Place these inside socket cavity on L V[0] V[0] V_ VP_0 E M V[00] (North side secondary) M V[0] V_ VP_0 (North side Primary) (outh side Primary) F P M V[0] V[0] V_ VP_0 T0 P V[0] V[0] V_ VP_0 H T P V[0] V[00] V_ VP_0 J V0 T E V[0] V[0] V_ VP_0 K V T F V[0] V[0] V_ VP_0 L Y0 V F V[0] V[0] V_0 VP_00 M Y V V[0] V[0] V_ VP_0 N T Y H V[0] V[0] V_ VP_0 P V Y H V[0] V[0] V_ VP_0 R Y J V[00] V[0] V_ VP_0 T 0 K V[0] V[0] V_ VP_0 T K V[0] V[0] V_ VP_0 U 0 L V[0] V[00] V_ VP_0 V L V[0] Y R0 HORT-00-PWR V_ VP_0 J M V[0] VP_00 R0 HORT-00-PWR V_ VP_0 E 0 N V[0] VP_00 R0 HORT-00-PWR V_0 VP_00 N V[0] VP_00 V_ VP_0 J K0 V[0] VP_00 V_ VP_0 0 K F P V[0] VP_00 V_ VP_0 L F P V[00] VP_00 V_ VP_0 N H R V[0] VP_00 V_ VP_0 0 P H R V[0] VP_00 V_ VP_0 F0 R 0 T V[0] VP_00 V_ VP_0 F U F0 U V[0] VP_00 V_ VP_0 H0 V H0 U V[0] VP_0 V_ VP_0 H W K V V[0] VP_0,,,,0,,.V V_0 VP_00 North side secondary outh side secondary V[0] VP_0 lose to PU K V V_ VP_0 F M W V[0] VP_0 V_ VP_0 H V[0] VP_0 pin M W V_ VP_0 K0 E K0 P0 V[00] VP_0 K 0mil V_ VP_0 M0 V0 V[0] M0 R V_ VP_0 P Y V[0] V[0] V_ M 0.0 % W 0 VP_0 P V[0] V[0] + K V_ VP_0 + T V[0] V_ M VP_0 V[0] VI[0] H_VI0 T P0 0.0uF V 0% 00 XR 0uF.V 0% 00 XR V_ VP_0 V[0] VI[] H_VI V V_0 VP_00 P 0 V[0] VI[] H_VI V V_ VP_0 T0 V[0] VI[] H_VI P0 V_ VP_0 T V[0] VI[] H_VI T0 V_ VP_0 V0 V[00] VI[] H_VI V0 0 V_ VP_0 V Y V[0] VI[] H_VI Y E P Impedance Ohm, W:= : V_ VP_0 Y E V[0] V_ VP_0 T F V[0] V V[0] VENE V_ VP_0 F Y0, VORE_PU V_ VP_0 V[0] V_ VP_0 Y V[0] 0 V[0] VENE V_0 VP_00 Y0 H V_ VP_0 0 J PU Penryn_FF F P INTEL V_ VP_0 0 J R0 V_ VP_0 F F0 00-%-/W-00 V_ VP_0 F K V_ VP_0 H K V_ VP_0 H L V_ VP_0 VENE F0 L V_ VP_0 H0 N Mismatch mil V_ VP_0 VENE K N V_0 VP_0 K P V_ VP_ M R R0 mil V_ VP_ M R 00-%-/W-00 V_ VP_ P K0 mil space V_ VP_ P P0 V_ VP_ K0 U mil space with other V_ VP_ M0 U V_ VP_ P0 L V_ VP_ T L V_ VP_ T N V_00 VP_0 V N Route VENE and VENE traces V_0 VP_ V R V_0 VP_ at. ohms. Place PU and P within Y R V_0 VP_ Y U V_0 VP_ inch PU T0 U V_0 VP_ V0 W V_0 VP_ Y0 W V_0 VP_ V_0 VP_ V_0 VP_ V_0 VP_0 V_ VP_ 0 E V_ VP_ 0 E V_ VP_ M V_ VP_ P V_ VP_ T J.0V_PU V_ VP_ V J V_ VP_ Y L V_ VP_ L V_ VP_ N V_0 VP_0 N VP_ F R VP_0 VP_ R VP_0 VP_ J VP_0 VP_ K VP_00 VP_ pf 0V % 00 NPO 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0 0uF.V 0% 00 XR 0 0uF.V 0% 00 XR 0uF.V 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR T0uF V m PNONI 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR T0uF V m PNONI 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0 uf.v 0% 00 XR 00 uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR uf.v 0% 00 XR uf.v 0% 00 XR 0 uf.v 0% 00 XR, VORE_PU 0 pf 0V % 00 NPO PU Penryn_FF F P INTEL 0000 HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF Penryn Processor(/) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET E

THERML ENOR V 0,,,,,,,,,,,,,,0,,,,,, 0,,,,,,,,,,,,,,0,,,,,, V LTH_ON, 0mil H_THERM H_THERM H_THERM H_THERM R R 00-%-/W-00 00-%-/W-00 0.uF 0V 0% 00 XR U V MLK 0_+ + MT 00pF 0V % 00 NPO 0_- - LERT THERM# THERM N THRMK THRM THRMK, THRM, 0mil R PM_THRM#, 0-%-/W-00_NU THERM# R, PM_IH_PWR THERM# 00K-%-/W-00 R 0K-%-/W-00 MK00FU 0V 00m -0 P Q Q R K-%-/W-00 0 uf.v 0% 00 XR MK00FU 0V 00m -0 P Q EM0--ZL-TR MOP P 000,, PM_THRMTRIP# R 0-%-/W-00 E MK00FU 0V 00m -0 P Q LMT0LT 0V 00m OT- N M_THERM M_THERM N 0 mil 0 mil 0 mil 0 mil Fan control 0,,,0,,,,,, V 0uF 0V 0% 00 XR Q0 I0-T-E 0V. OT 0.0uF V 0% 00 XR R K-%-/W-00 R 0-%-/W-00 0mil V_FN 00pF 0V 0% 00 XR_NU FNTL 0mil From E pin FN_TH 00pF 0V 0% 00 XR_NU From E pin N P FP 0-000 E 0000 From E pin0(new) FN_ON E Q NPN PTEU 0V 00m OT HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF PU Thermal OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

0 H H F E H_ROMP R0.-%-/W-00 H_#[..0],,,,,,,,0.0V 0mil R -%-/W-00 0mil H_WIN 0.uF 0V 0% 00 XR R 00-%-/W-00 Trace should be 0-mil wide with 0-mil spacing H_PURT#,,,,,,,,0.0V H_PULP# R K-%-/W-00 0mil H_#[..0] H_WIN H_ROMP H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_VREF J H L J H K0 K L M0 M N L K M K P W V V P0 W N P U V U W V0 U W U Y Y0 0 Y 0 E E E K F J H F H J E J L K U H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_# H_#_ H_T#_0 H_#_ H_T#_ H_#_ H_NR# H_#_ H_PRI# H_#_ H_REQ# H_#_ H_EFER# H_#_0 H_Y# H_#_ HPLL_LK H_#_ HPLL_LK# H_#_ H_PWR# H_#_ H_RY# H_#_ H_HIT# H_#_ H_HITM# H_#_ H_L# H_#_ H_TRY# H_#_ H_#_0 H_#_ H_#_ H_#_ H_INV#_0 H_#_ H_INV#_ H_#_ H_INV#_ H_#_ H_INV#_ H_#_ H_#_ H_TN#_0 H_#_ H_TN#_ H_#_0 H_TN#_ H_#_ H_TN#_ H_#_ H_#_ H_TP#_0 H_TP#_ H_TP#_ H_WIN H_TP#_ H_ROMP H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_PURT# H_REQ#_ H_PULP# H_R#_0 H_R#_ H_R#_ H_VREF H_VREF HOT M0_antiga FF F P INTEL 000 L F J K F J J J L L 0 K F K0 F0 F 0 F0 E H0 J H F L N K N F L M Y F J L F F H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_#[..] H_REQ#[..0] H_#[..] H_# H_T#0 H_T# H_NR# H_PRI# H_REQ#0 H_EFER# H_Y# LK_MH_LK LK_MH_LK# H_PWR# H_RY# H_HIT# H_HITM# H_L# H_TRY# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_REQ#[..0] H_R#0 H_R# H_R# F E R K-%-/W-00 0.uF 0V 0% 00 XR HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF antiga Host(/) IZE OE O.NUMER REV ustom --00-L X0 X0 HEET

0 U H F MH_EL0 MH_EL MH_EL E PM_YN#,, H_PRTP#, T#_IMM0_,, VORE_ PLT_RT#,, PM_THRMTRIP#, PM_PRLPVR R R0 HORT-00-MIL R R R0,,,,, V 0K-%-/W-00 R 0K-%-/W-00 TP0 MH_TK TP MH_TI TP MH_TO TP MH_TM HORT-00-MIL HORT-00-MIL PM_EXTT#0 RPM_EXTT# R HORT-00-MIL 00-%-/W-00 HORT-00-MIL PM_EXTT#0 T#_IMM0_ J L J L N M0 K0 L F 0 J W 0 E F0 F N P T N K J L L F J K L L K K J F J L Y K K E H K K L L L L L L K K H E RV RV RV RV RV RV RV RV RV RV RV RV RV0 RV RV RV RV ME_JT_TK ME_JT_TI ME_JT_TO ME_JT_TM F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 PM_YN# PM_PRTP# PM_EXT_T#_0 PM_EXT_T#_ PWR RTIN# THERMTRIP# PRLPVR N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ RV F PM N MH_F antiga trapping: MH_F(iTPM Host I/F) MH_F(TL confidentiality) MH_F (PIE raphic Lane) MH_F0 (PIE loopback) MH_F (F ynamic OT) MH_F (MI Lane Reversal) MH_F0 R LK/ ONTROL/OMPENTION LK MI RPHI VI ME MI H M0_antiga FF F P INTEL 000 _K_0 _K K_0 _K K#_0 _K# K#_0 _K# KE_0 _KE KE_0 _KE #_0 _# #_0 _# OT_0 _OT OT_0 _OT_ M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VREF M_PWR M_REXT M_RMRT# PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# PE_LK PE_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ FX_VI_0 FX_VI_ FX_VI_ FX_VI_ FX_VI_ FX_VR_EN L_LK L_T L_PWR L_RT# L_VREF P_TRLLK P_TRLT VO_TRLLK VO_TRLT LKREQ# IH_YN# TTN# H_LK H_RT# H_I H_O H_YN E E K K E J J E L K K L Y H0 0 0 R P0 L H L K0 H L J J F0 H0 J F F K K W0 L L F F K 0 0 M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL N_M_VREF M_REXT R % /W 00 MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MH_LVREF Low MIx Enable With Reverse Lane Enable ynamic OT isable Normal Only VO or PIE x is operation M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_KE0 M_KE M_KE M_KE M_#0 M_# M_# M_# M_OT0 M_OT M_OT M_OT REFLK REFLK# REFLK REFLK# Intel iterm 0-%-/W-00 R R LK_PIE_PLL LK_PIE_PLL# MI_TXN[..0] MI_TXP[..0] M_PWR 0 MI_RXN[..0] MI_RXP[..0].-%-/W-00 MH_ITLK MH_RT# MH_IN MH_OUT MH_YN N_M_VREF R_RMRT#, FT_VI_0 FT_VI_ FT_VI_ FT_VI_ FT_VI_ VON MI_TXN[..0] MI_TXP[..0] MI_RXN[..0] MI_RXP[..0] L_LK0 L_T0 LL_YPWR, L_RT#0 VO_TRL_LK VO_TRL_T LKREQ#_MH MH_IH_YN# MIx isable(default) Lanes Reversed,,.0V,,,,,,,,0 With no(default) Normal Operation isable(default) MH_F (LLZ) Enable isable(default) MH_F(XOR) Enable isable(default) R 00K-%-/W-00 ynamic OT Enable Only VO or PIE x with PE port 0,,,,,,,,,,,,,,0,,,,,, Route M_OMOP 0& as short as possible 0mil 0mil 0 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR M_VREF 0,, 0,,,,, LV_TXLK_LN LV_TXLK_LP LV_TXOUT_L0N LV_TXOUT_LN LV_TXOUT_LN LV_TXOUT_L0P LV_TXOUT_LP LV_TXOUT_LP RT_LUE RT_REEN RT LK RT T RT_HYN RT_VYN RT_RE MH_LVREF.V R R R R R R INV_PWM LV_VEN LV_TXLK_LN LV_TXLK_LP LV_TXOUT_L0N LV_TXOUT_LN LV_TXOUT_LN LV_TXOUT_L0P LV_TXOUT_LP LV_TXOUT_LP RT_LUE RT_REEN RT_RE L_EN LV_PLK LV_PT Place 0ohm termination resistor close to MH 0mil 0.uF 0V 0% 00 XR pf 0V % 00 NPO R R M_ROMP M_ROMP# V.K-%-/W-00 TP -%-/W-00 -%-/W-00 -%-/W-00 0-%-/W-00 0-%-/W-00 0-%-/W-00 RL_V.0V,,,,,,,,0 R 0.-%-/0W-00 0.-%-/0W-00 R 0-%-/W-00 R 0.-0.%-/W-00 R % /W 00 R 0K-%-/W-00 0.-0.%-/W-00 R K-%-/W-00 R R 0K-%-/W-00.0K % / 00 0mil R.K-%-/W-00 R.K-%-/W-00 REFET 0 K L J L F0 H P K F F F0 0 F 0 J E F J F0 E J pf 0V % 00 NPO s close as possible to MH and Minimum spacing 0 mils away from any toggle signals.v 0,,,,, 0.0uF V 0% 00 XR M_ROMP_VOH M_ROMP_VOL HNE by TE PE_OMP HMII_HP# When the display is completely white, the R voltage is between mv to 0mV by VE pec If meet, RT_IREF resistor value is optimal R K-%-/W-00 R.0K % / 00 R K-%-/W-00 U L_KLT_TRL L_KLT_EN L_TRL_LK L_TRL_T L LK L T L_V_EN LV_I LV_V LV_VREFH LV_VREFL LV_LK# LV_LK LV_LK# LV_LK LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ TV_ TV_ TV_ TV_RTN TV_ONEL_0 TV_ONEL_ RT_LUE RT_REEN RT_RE RT_IRTN RT LK RT T RT_HYN RT_TVO_IREF RT_VYN LV TV V 0.0uF V 0% 00 XR PI-EXPRE RPHI M0_antiga FF F P INTEL 000 0.uF.V 0% XR 00.uF.V 0% XR 00 PE_OMPI PE_OMPO PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ U T K H0 M N P V Y0 V W E F E F J J M M0 P U V V0 0 F L TM_TXN0 F TM_TXN P TM_TXN H TM_TXN L T R U T Y W Y F J TM_TXP0 F TM_TXP N TM_TXP H TM_TXP L R R T0 T W W Y 0 E R0.-%-/W-00 TM_TXN0 TM_TXP0 TM_TXN TM_TXP TM_TXN TM_TXP TM_TXN TM_TXP Tuesday, March 0, 00.0V,,,,,,,,0 HMI_HP# INTEL PE : nf ~ 00nF 0 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR TM_TXN0 TM_TXP0 TM_TXN TM_TXP TM_TXN TM_TXP TM_LKN TM_LKP INVENTE P (Penryn+antiga+IHM)FF antiga MI/raph/) IZE OE O.NUMER REV ustom X0 --00-L X0 HEET H F E

0 H H F E M Q[..0] M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U P _Q_0 U _Q_ T _Q_ U _Q_ R _Q_ N _Q_ V0 _Q_ P0 _Q_ W _Q_ 0 _Q_ W _Q_0 _Q Q_ V _Q Q_ Y0 _Q_ F _Q Q_ F0 _Q_ F _Q Q_0 E _Q Q_ E _Q_ F _Q Q_ F _Q_ F0 _Q_ 0 _Q_ E _Q_ F _Q_0 E _Q Q_ E _Q_ E _Q_ F _Q Q Q_ E _Q_ F _Q_ F0 _Q_0 _Q_ F _Q Q Q Q Q_ F _Q_ V _Q Q_ W _Q_0 Y _Q_ T0 _Q_ W _Q_ U _Q_ W _Q_ R _Q_ T _Q_ P _Q_ L _Q_ R _Q_0 T _Q_ M _Q_ U _Q_ R YTEM MEMORY M0_antiga FF F P INTEL 000 0 J J H _R# K0 _# L _WE# T0 _M_0 0 _M M_ E _M M_ E _M_ V0 _M_ R _M_ R _Q_0 _Q_ E _Q Q Q_ 0 _Q Q_ N _Q_ R _Q#_0 W _Q# Q# Q# Q# Q# Q#_ N _Q# M_0 F _M_ E _M M_ H _M_ J _M M_ H _M M_ F _M M_0 _M_ H _M_ H _M_ E _M_ M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M M[..0] M Q[..0] M Q#[..0] M [..0] M 0 M M M R# M # M WE# M M[..0] M Q[..0] M Q#[..0] M [..0] M Q[..0] M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q UE P _Q_0 M _Q_ R _Q_ V _Q_ M _Q_ N _Q_ T _Q_ U _Q_ W _Q_ Y _Q Q_0 _Q_ V _Q_ W _Q Q Q_ F _Q_ E _Q_ H _Q_ K _Q_ E _Q_0 H _Q_ K _Q_ J _Q_ L _Q_ J _Q_ L _Q_ H _Q_ H _Q_ K _Q_ K0 _Q_0 J _Q_ K0 _Q_ H0 _Q_ K _Q_ H _Q_ J _Q_ L _Q Q_ J _Q Q_0 F _Q Q Q_ E _Q_ F _Q Q_ Y _Q Q_ P _Q_ U _Q_0 T _Q_ T _Q_ V _Q_ U _Q_ R _Q_ N _Q_ P _Q_ L _Q_ J _Q_ K _Q_0 M _Q_ H _Q_ K _Q_ R YTEM MEMORY M0_antiga FF F P INTEL 000 J 0 K K E _R# H _# K _WE# P _M_0 Y _M_ J _M_ J _M_ H _M M_ Y _M_ J _M_ R _Q_0 _Q_ H0 _Q_ K _Q_ H _Q Q_ V _Q_ M _Q_ T _Q#_0 _Q#_ J _Q#_ H _Q#_ K _Q# Q#_ W _Q#_ N _Q#_ J _M_0 J _M_ H _M M_ F _M_ H _M_ F _M_ K _M_ J _M_ H0 _M_ H _M_0 K _M_ H _M_ J _M_ L _M_ M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M M[..0] M Q[..0] M Q#[..0] M [..0] M 0 M M M R# M # M WE# M M[..0] M Q[..0] M Q#[..0] M [..0] F E HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF antiga R(/) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET 0

0 0,,,,,.V UF H H F E 0.uF 0V 0% 00 XR 0 T00uF.V m 0% _NU + 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR PLE ON THE EE 0.uF 0V 0% 00 XR 0 0.uF 0V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR, V_X_ENE V_X_ENE 0.uF 0V 0% 00 XR 0 pf 0V % 00 NPO VFX_ORE V_X_ENE V_X_ENE E W W K0 H0 F0 0 0 W0 L J E Y K H F L J E Y W F L W E Y W H E Y W H E H E Y W H W J H E Y W M L J H E M L J H Y W M L E U V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ENE V_X_ENE POWER V M V FX V FX NTF V FX V M LF, V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF T U T R U T R U U T R U T R U U T R U T R M L H E W U M L J H E Y W U T R J H U T R M L J H E Y W U T U F E U L VFX_ORE 0.uF 0V 0% 00 XR pf 0V % 00 NPO 0.uF 0V 0% 00 XR avity apacitors 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF V 0% 00 XR 0 0.uF V 0% 00 XR uf.v 0% 00 XR 0uF.V 0% 00 XR uf.v 0% 00 XR 0 0uF.V 0% 00 XR 0mils from the Edge uf.v 0% 00 XR + 0 T0uF.V 0% m Intel iterm,,,,,,,,0.0v pf 0V % 00 NPO Intel iterm 0 mils from the Edge + T0uF.V 0% m 0uF.V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR avity apacitors 0.uF 0V 0% 00 XR R HORT-00-MIL T V_ R V_ N V_ J V_ H V_ V_ V_ Y V_ W V_ T0 V_0 M0 V_ L0 V_ J0 H0 0 E0 0 0 0 Y0 N M J H W M L J H E Y W M L J H E M L J H M L M L J M L M L J M N V_ V_ V_ V_ V_ V_ V_ V_0,,,,,,,,0.0V V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_NTF_ T V_ V_NTF_ R V_ V_NTF_ N V_NTF_ M V_ V_NTF_ L V_ V_NTF_ V_ V_NTF_ E V_0 V_NTF_ V_ V_NTF_ Y V_ V_NTF_0 W V_ V_NTF_ U V_ V_NTF_ T V_ V_NTF_ R V_ V_NTF_ T V_ V_NTF_ R V_ V_NTF_ N V_ V_NTF_ M V_0 V_NTF_ L V_ V_NTF_ J V_ V_NTF_0 H V_ V_NTF_ V_ V_NTF_ E V_ V_NTF_ V_ V_NTF_ V_ V_NTF_ V_ V_NTF_ Y V_ V_NTF_ W V_0 V_NTF_ U V_ V_NTF_ T V_NTF_0 R V_NTF_ T V_NTF_ R V_NTF_ U V_NTF_ T V_NTF_ R V_NTF_ U V_NTF_ T V_NTF_ R M0_antiga FF F P INTEL 000 V ORE POWER V NTF F E M0_antiga FF F P INTEL 000 HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF antiga Power(/) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

0 H F E,,,,,,,,0 0mil,,,,0,, Vout N R F R.0V.V 00 % /0W 00 R Vout=Vref(+R/R)+Iadj*R R=R(Vout/Vref-) Vref=.0V,Iadj=u 0.uf caps in.vm_xpll need to be located as edge caps within 00mils L 00ohm % 0.ohm 00 L0 00ohm % 0.ohm 00 L 00ohm % 0.ohm 00 L 00ohm % 0.ohm 00.uF.V 0% 00 XR L 00ohm % 0.ohm 00 0uF.V 0% 00 XR 0uF.V 0% 00 XR (m) (0m) (0m) 0.uF 0V 0% 00 XR (m) (m) 0.uF 0V 0% 00 XR 0ohm %. 00(FM--00-T) L V 0,,,,,,,,,,,,,,0,,,,,, 0-%-/0W-00 R 0uF.V 0% 00 XR 0uF.V 0% 00 XR 0.uF 0V 0% 00 XR 0 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR (0m) 0mil 0mil 0mil 0mil 0mil 0 0.0uF V 0% 00 XR 0.uF 0V 0% 00 XR.0V_PLL.0V_PLL.0V_HPLL.0V_MPLL 0,,,,,,,,,,,,,,0,,,,,,.0V_PEPLL 0mil 0mil 0.0uF V 0% 00 XR aps used in.vm_tv and.vm_qtv should be within 0mils edge.v_tv.v_q 0mil 0.0uF V 0% 00 XR V_TV VM_TV should be within 0mils edge V L,,,,0,,.V,,,,,,,,0,,,,,,,,0,,,,,,,,0 0ohm %. 00(FM--00-T).0V.0V.V_TXLV.0V 0.0uF V 0% 00 XR 0.0uF V 0% 00 XR.V 0mil 0mil.0V_PLL.0V_PLL.0V_HPLL.0V_MPLL 0 000pF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0uF.V 0% 00 XR 0uF.V 0% 00 XR.uF.V 0% 00 XR 0.uF 0V 0% 00 XR.0V_PEPLL 0uF.V 0% 00 XR 0.uF 0V 0% 00 XR.0V_PEPLL 0.uF 0V 0% 00 XR J 0.uF 0V 0% 00 XR.uF.V 0% 00 XR 0 0 uf.v 0% 00 XR 0.uF 0V 0% 00 XR L M J L F0 E U U V J W U W U U W0 U W U W U T R U T R W T R T R T R T R T R U U U U T R T R T R T R H E M L UH V_RT_ V V V_PLL V_PLL V_HPLL V_MPLL V_LV V_LV V_LV V_PE_ V_PE_PLL V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_0 V_HPLL V_PE_PLL V_LV_ V_LV_ uf.v 0% 00 XR RT PLL LV PE POWER M V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ LV M0_antiga FF F P INTEL 000 TV H TV/RT XF M K MI HV PE VTT V_TV_ VTTLF VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ V_H V_Q V_TV V_XF_ V_XF_ V_XF_ V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_TX_LV V_HV_ V_HV_ V_PE_ V_PE_ V_PE_ V_PE_ V_MI_ V_MI_ V_MI_ VTTLF VTTLF VTTLF HNE by.v_q.v_tv VTTLF_P VTTLF_P VTTLF_P V 0,,,,,,,,,,,,,,0,,,,,, R0 0-%-/0W-00 R PT 0V 0. HORT-00-MIL 0mil R T R T0 R T R T R T R T R K0 N N M N M K L J K T Y M N L K Y P 0mil 0mil.uF.V 0% 00 XR 0mil 0mil.0V,,,,,,,,0 V_HV V_HV TE 0mil uf.v 0% 00 XR 0.uF.V 0% 00 XR 000pF 0V 0% 00 XR PLE ON THE EE 0.uF V 0% 00 XR.uF.V 0% XR 00 0.uF 0V 0% 00 XR 0 0.uF 0V 0% 00 XR 0uF.V 0% 00 XR.V_TXLV L 0mil Tuesday, March 0, 00,,,,,,,,0 L T00uF.V m 0% _NU uf.v 0% 00 XR_NU + T00uF.V m 0% _NU 0.uF V 0% 00 XR 0.uF V 0% 00 XR 0 0.uF 0V 0% 00 XR 0uF.V 0% 00 XR_NU 00 0uF.V 0% 00 XR 0.uF V 0% 00 XR 0uF.V 0% 00 XR + V_TV 00ohm % 0.ohm 00.0V.V,,,,0,,.0V,,,,,,,,0.V 0,,,,, 0ohm % 00m 00(LM) 0 0.uF 0V 0% 00 XR.V.0V,,,,,,,,0 INVENTE P (Penryn+antiga+IHM)FF antiga Power(/) IZE OE O.NUMER REV ustom --00-L X0 X0 HEET H F E

MI Routing uideline PIE Routing uideline UI V_ U V_ N V_ J V_ E V_ V_ U V_ N V_ V_ V_0 J V_ E V_ V_ U V_ N V_ J V_ V_ E V_ K V_ V_0 V_ W V_ U V_ R V_ N V_ L V_ J V_ V_ E V_ V_0 V_ W V_ U V_ R V_ N V_ L V_ J V_ V_ V_ K0 V_0 M0 V_ K0 V_ V_ E V_ V_ V_ V_ Y V_ V V_ T V_0 P V_ M V_ K V_ H V_ F V_ V_ V_ Y V_ V V_ T V_0 P V_ M V_ K V_ H V_ L V_ V_ E V_ V_ V_ V_0 Y V_ M V_ K V_ H V_ V_ E V_ V_ V_ W V_ R V_0 N V_ E V_ V_ V_ V V_ K V_ H V_ F V_ V_ K V_0 H V_ L V_ V_ Y V_ R V_ W V_ R V_ M V_ E V_ V M0_antiga FF F P INTEL I_M0_antiga FF.pdf V_00 V_0 V_0 H V_0 V_0 Y V_0 U V_0 M V_0 L V_0 V_0 E V_0 V_ R V_ M V_ E V_ 0 V_ U0 V_ R0 V_ N0 V_ W0 V_ U0 V_0 T0 V_ R0 V_ K0 V_ H0 V_ L V_ V_ V_ E V_ V_ V_0 V_ U V_ H V_ V_ U V_ M V_ E V_ V_ W V_ H V_0 L V_ V_ Y V_ U V_ L V_ V_ E V_ V_ Y V_ M V_0 E V_ V_ V_ U V_ N V_ H V_ L V_ V_ Y V_ E V_0 V_ U V_ N V_ V_ V_ Y V_ H V_ V_ J V_ V_0 Y V_ N V_ M V_ E V_ N0 V_ H0 V_ N V_ J V_ M V_ V_0 W V_ N V_ V_ V_ Y V_ W V_ H V_ F V_ N V_ J V_0 M V_ F V_ V_ N V_ H V_ J V_ Y V_ U V_ UJ N V_ V_00 E V_0 V_0 Y V_0 E V_0 V_0 V_0 N V_0 L V_0 H V_0 V_0 Y V_ E V_ V_ V_ N V_ Y V_ W V_ H V_ L V_ V_0 Y V_ N V_ V_ E V_ M V_ E V_ V_ 0 V_ H0 V_ V_0 Y V_ M V_ E V_ V_ N V_ H V_ L V_ V_ Y V_ M V_0 E V_ V_ V_ N V_ V_ E V_ Y V_ W V_ N V_ H V_0 V_ Y V_ N V_ V_ V_ R V_ M V_ E V_ V_ H V_0 L V_ V_ Y V_ U V_ R V_ J V_ V_ V_ W V_ U V_0 M V_ E V_ V_ V_ V V_ P V_ M V_ K V_ V_ V V_0 P V_ H V_ V_ V_ E V_ 0 V_ Y0 V_ P0 V_ H0 V_ L V_0 V_ E V_ V_ V_ V_ Y V_ V V_ T V_ P V_ V V NTF V M0_antiga FF F P INTEL 000 M V_00 K V_0 H V_0 F V_0 V_0 V_0 Y V_0 V V_0 P V_0 M V_0 K V_0 H V_ J V_ E V_ F V_ V_ V_ W V_ U V_ R V_ N V_0 L V_ J V_ V_ E V_ V_ V_ W V_ U V_ N V_ L V_0 J V_ V_ V_ H V_ E V_ U V_ E V_ V_ W V_ R V_0 L V_ V_ V_ W V_ N V_ J V_ U V_ V_ W V_ V_0 L V_ N V_ N V_ N0 V_ N V_ L V_ 0 V_ N R V_ N R V_ N0 R V_0 N R V_ M R V_ J V_NTF_ H V_NTF_ V_NTF_ V_NTF_ T V_NTF_ R V_NTF_ T V_NTF_ R V_NTF_ U V_NTF_ R V_NTF_0 T V_NTF_ R V_NTF_ T V_NTF_ R V_NTF_ T V_NTF_ R V_NTF_ N V_NTF_ J V_NTF_ V_NTF_ Y V_NTF_0 T V_NTF_ R V_NTF_ N V_NTF_ L V L V V V V V V HORT-00-MIL HORT-00-MIL HORT-00-MIL HORT-00-MIL HORT-00-MIL MH Tx Rx reakout/in L/LZ Microstrip Microstrip Microstrip Microstrip tripline tripline tripline tripline Parameter L LZ Uncoupled ingle End Impedance Nominal Trace Width Nominal idderential Pair-Pitch Pair-to-Pair Pitch us-to-us Pitch Reference Plane plits/voids L LZ Main Route L/LY Trace Length-L (MH reakout) L Trace Length-L (MH reakout to Via) Trace Length-L (Via to Via) Trace Length-L (Via to IHm reakout) Trace Length-LE (IHm reakout) Trace Length-L (L+L+L+L+LE) Trace Length-LV ( IHm reakout) Trace Length-LW (IHm reakout to Via) Trace Length-LX (Via to Via) ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ ame Routing layer as L/LZ Trace Length-LY (Via to MH reakout) Trace Length-LZ (MH reakout) Trace Length-L (LV+LW+LX+LY+LZ) X L L LE LY LX LW LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV ame Routing layer as LE/LV Main Route uideline +/- % Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : 0 mils round No routing over plane splits No routing over voids Max = 0 mils Max = 00 mils Max = 00 mils Max = 00 mils Max = 00 mils Max = 000 mils Max = 00 mils Max = 00 mils Max = 00 mils Max = 00 mils Max = 00 mils Max = 000 mils IHm Rx Tx reakout uideline +/- % Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils round O reakout/in LE/LV Microstrip tripline Microstrip tripline tripline Microstrip tripline Microstrip *** When routing near the edge their reference plane, trace should maintain at least 0 mils space to the edge the plane *** Match the trace lengths the complementary signals within each differential pair to +/- mils MH Tx reakout/in L/LZ tripline Rx Parameter Uncoupled ingle End Impedance Nominal Trace Width Pair-to-Pair Pitch us-to-us Pitch L LZ Main Route L/L/LY Microstrip Nominal ifferential Trace pace Reference Plane plits/voids Trace Length-L (IHm reakout) Trace Length-L (IHm reakout to cap) Trace Length-L ( cap to PIe N) Trace Length-L (L+L+L) Trace Length-LY (PIe N to IHm reakout) Trace Length-LZ (IHm reakout) Trace Length-L (LY+LZ) L LY Main Route L/LW ame Routing layer as LE/LV Main Route uideline +/- % Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : 0 mils Outer Layer : 0 mils round Max = 00 mils Max = 00 mils Max = 00 mils Max = 000 mils Max = 0 mils Max = 00 mils L No routing over plane splits No routing over voids Max = 000 mils Express/Mini ard Rx Tx reakout/in LE/LV Microstrip reakout uideline +/- % Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils Inner Layer : mils Outer Layer : mils round *** When routing near the edge their reference plane, trace should maintain at least 0 mils space to the edge the plane *** Match the trace lengths the complementary signals within each differential pair to +/- mils X O >W < = pacing = Trace Width >W < = pacing = Trace Width HNE by TE Tuesday, March 0, 00 INVENTE P (Penryn+antiga+IHM)FF antiga round(/) OE IZE O.NUMER REV ustom --00-L X0 X0 HEET

blmas 00ohm % 0.ohm 00 00ohm % 0.ohm 00 L L,,,,,,,,0.0V V 0,,,,,,,,,,,,,,0,,,,,, LK_EL0 LK_EL LK_EL LK_M_IH,,,,,, R.K-%-/W-00 R M_T M_LK PF 0V % 00 NPO LK_PWR PM_TPPI# PM_TPPU# -%-/W-00 LK_M_IH 0K-%-/W-00 R 0uF.V 0% 00 XR PF 0V % 00 NPO 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR pf 0V 0% 00 NPO 0.uF 0V 0% 00 XR R R R R 0mil pf 0V % 00 NPO 0-%-/W-00 0-%-/W-00 0-%-/W-00 -%-/W-00 LK_U LK_M_REF X.0MHZ-(M x)-0ppm-0pf-tx pf 0V 0% 00 NPO 0 0 0 U VR_IO VR_IO VR_IO V_IO VPLL_IO VPU_IO VREF VR V VPI VPU VPLL PUT_F PU_F 0 PUT0 PU0 T L PUT_ITP / RT PU_ITP / R K_PWR / P# RT / R#_H PI_TOP#/RTR / R#_ PU_TOP#/R RT0 R0 U_MHZ / FL 0 FL / TET_MOE RT REF0 / FL/TET_EL R XTL_IN XTL_OUT RT / R#_F R / R#_E RT R 0 PI / _elect PI_F / ITP_EN RT R RT/ R#_ R / R#_ NPI RT / TT N R / T N N MHz_Non/RT_E NR MHz_/R_E NR NR RT0 / OTT_ NREF R0 / OT_ N_PU PI0/R#_ REET# PI/R#_ PI/TME R-_EN/PI _ELET ITP_EN TME R#_H R#_ R#_F R#_ R#_ 0 pf 0V % 00 NPO 0mil pf 0V % 00 NPO R R R R R R R R R R R 0uF.V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR 0.uF 0V 0% 00 XR -%-/W-00 -%-/W-00 -%-/W-00 -%-/W-00 -%-/W-00 0-%-/W-00 0-%-/W-00 0.uF 0V 0% 00 XR -%-/W-00 -%-/W-00 -%-/W-00 -%-/W-00 0mil TPM_LK LK_PIF_IH LK E LK_PI_MINIPI LK_MH_LK LK_MH_LK# LK_PU_LK LK_PU_LK# LK_PIE_MINIR LK_PIE_MINIR# LKREQ#_MINI LKREQ#_LN LK_PIE_MINIR LK_PIE_MINIR# LK_PIE_LN LK_PIE_LN# LKREQ#_MINI LK_PIE_IH LK_PIE_IH# TPM_LK LK_PIF_IH LK_PIE_PLL LK_PIE_PLL# LK_PIE_T LK_PIE_T# REFLK REFLK# REFLK REFLK# LKREQ#_T LKREQ#_MH LK E LK_PI_MINIPI RTMT-0-V-RT TOP P RELTEK 000 pf 0V % 00 NPO_NU pf 0V % 00 NPO_NU pf 0V % 00 NPO_NU pf 0V % 00 NPO_NU pf 0V % 00 NPO_NU pf 0V % 00 NPO_NU 0,,,,,,,,,,,,,,0,,,,,, V R R0 R0 R R0 0K-%-/W-00 0K-%-/W-00 0K-%-/W-00 0K-%-/W-00 0K-%-/W-00 R#_ R#_ R#_F R#_ R#_H,,,,,,,,0.0V R#_: yte bit =0--->R0 bit =--->R R#_: yte bit =0--->R0 bit =--->R IT = (Enable) IT = (Enable) R K-%-/W-00_NU R K-%-/W-00_NU LK_U LK_M_REF pf 0V 0.% 00 0_NU pf 0V 0.% 00 0_NU R#_: yte bit =0--->R bit =--->R R#_: yte bit 0=0--->R bit 0=--->R IT = (Enable) IT = (Enable) LK_EL LK_EL LK_EL0 R0 K-%-/W-00_NU R R R R K-%-/W-00_NU K-%-/W-00 K-%-/W-00 K-%-/W-00 MH_EL MH_EL MH_EL0 y Tony R#_E: R (yte ) R#_F: R (yte ) IT = (Enable) IT = (Enable) R#_: R (yte ) IT = (Enable) F F F F L FREQUENY 0 0 0 00 00 0 0 0 0 HOT L FREQUENY * ITP_EN ITP_EN =0 R/R# ITP_EN = ITP/ITP# R 0K-%-/W-00 0,,,,,,,,,,,,,,0,,,,,, V _ELET R 0K-%-/W-00 _ELET =0 TME ot/ L_ /E _ELET = R0/ MHz R0 0K-%-/W-00 R 0K-%-/W-00_NU HNE by R#_H: R0 (yte ) TE Tuesday, March 0, 00 IT = (Enable) INVENTE P (Penryn+antiga+IHM)FF lock enerator OE IZE O.NUMER REV ustom --00-L X0 X0 HEET