Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Similar documents
EE105 - Fall 2005 Microelectronic Devices and Circuits

MOS Transistor Properties Review

EE105 - Fall 2006 Microelectronic Devices and Circuits

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

The Gradual Channel Approximation for the MOSFET:

Chapter 4 Field-Effect Transistors

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Practice 3: Semiconductors

Lecture 11: MOS Transistor

MOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Device Models (PN Diode, MOSFET )

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Integrated Circuits & Systems

6.012 Electronic Devices and Circuits Spring 2005

MOSFET: Introduction

Lecture 3: CMOS Transistor Theory

Figure 1: MOSFET symbols.

Device Models (PN Diode, MOSFET )

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

The Devices. Jan M. Rabaey

Microelectronics Part 1: Main CMOS circuits design rules

FIELD-EFFECT TRANSISTORS

Lecture 4: CMOS Transistor Theory

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 12: MOS Capacitors, transistors. Context

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

MOS Transistor Theory

ECE 342 Electronic Circuits. 3. MOS Transistors

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Introduction and Background

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Lecture 12: MOSFET Devices

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Lecture 5: CMOS Transistor Theory

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

VLSI Design The MOS Transistor

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

High-to-Low Propagation Delay t PHL

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Step 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

The Devices. Devices

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

The transistor is not in the cutoff region. the transistor is in the saturation region. To see this, recognize that in a long-channel transistor ifv

ECE315 / ECE515 Lecture-2 Date:

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

MOSFET Physics: The Long Channel Approximation

EE382M-14 CMOS Analog Integrated Circuit Design

ECE-305: Fall 2017 MOS Capacitors and Transistors

Chapter 2 MOS Transistor theory

The Devices: MOS Transistors

Section 12: Intro to Devices

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Lecture #27. The Short Channel Effect (SCE)

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ECE 497 JS Lecture - 12 Device Technologies

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

The Physical Structure (NMOS)

Lecture 04 Review of MOSFET

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

EE 560 MOS TRANSISTOR THEORY

ECE 546 Lecture 10 MOS Transistors

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

MOSFET Capacitance Model

Chapter 13 Small-Signal Modeling and Linear Amplification

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Charge-Storage Elements: Base-Charging Capacitance C b

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE5311- Digital IC Design

VLSI Design and Simulation

EE 330 Lecture 18. Small-signal Model (very preliminary) Bulk CMOS Process Flow

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Transcription:

Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to gate n polysilicon gate y p-type metal interconnect to bulk (a) W y* t ox E y (y * ) n drain gate oxide x channel electrons at position y = y * drifting with velocity v y (y * ) from source to drain x (b)

Drift Current Equation Drift current for electrons in the channel: J y ( x y) = Ðqnx ( y)v y () y The drain current at position y is the integral of the drift current density across the cross section. Since the conventional direction of is opposite to the direction of the y axis we insert a minus sign: x = ÐW J y ( x y)dx = 0 x Wv y () y qn( x y)dx 0 The integral is the negative of the electron charge in the channel per unit area at point y. The symbol for this quantity is - Q N (y): = ÐWv y ()Q y N () y Note that isnõt a function of the position in the channel

MOSFET DC Model: a First Pass metal interconnect to gate V GS _ n polysilicon gate Start simple -- small V DS makes the channel uniform V DS (< 0.1 V) n source 0 x y Q N p-type metal interconnect to bulk y = L n drain Channel charge: MOS capacitor in inversion with V GB =. Q N = ÐC ox ( V GB Ð V Tn ) = ÐC ox ( Ð V Tn ) Drift velocity: electric Þeld is just E y = - V DS / L so v y = - µ n (-V DS / L) Drain current equation for V DS ÒsmallÓ... say less than 0.1 V. W = µ n C ox ---- ( VGS Ð V L Tn )V DS Note that is proportional to V DS with channel resistance under gate control. This voltage controlled resistor region is sometimes useful.

Triode Region metal interconnect to gate n polysilicon gate Increase V DS -- channel charge becomes a function of position y. V DS _ n source 0 y x Q N (y) p-type metal interconnect to bulk n drain y = L First pass: approximate the drain current equation by taking averages of the channel charge and the drift velocity (Second pass: Section 4.4 (not assigned)) ÐWQ N v y Average drift velocity: still use µ n (V DS / L) -- which is a very rough approximation.

Triode Region (Cont.) Next approximate the average channel charge by averaging Q N (y=0) at the source end and Q N (y=l) at the drain end of the channel: Q N ( y=0) = ÐC ox ( Ð V Tn ) At the drain end the positive drain voltage reduces the magnitude of the channel charge... why? The effect can be approximated by using V GD (the drop from drain to channel at y = L) -- Q N ( y=l) = ÐC ox ( V GD Ð V Tn ) = ÐC ox ( Ð V DS Ð V Tn ) Note that V GD = - V DS > V Tn in order for there to be a channel left at the drain end. Substituting we derive the equation for the triode region which is defined by - V DS > V Tn and > V Tn. = µ n C W ox ---- ( VGS Ð V L Tn Ð V DS 2)V DS

Drain Characteristics Example: µ n C ox (W/L) = 50 µa/v 2 V Tn = 1 V and (W/L) = 4. (µa) 1000 800 = 4 V SAT 600 400 = 3 V 200 = 2 V < V Tn 0 1 2 3 4 V DS (V) What happens when V DS > - V Tn = V DS(sat)? Q N (y = L) = 0! Initial thought is that the lack of a channel at the drain end means that must drop to zero... WRONG! Drain terminal loses control over channel --> drain current ÒsaturatesÓ and remains constant (to Þrst approximation) at the value given by V DS = V DS(sat).

Saturation Region When > V Tn and V DS > V DS(sat) = - V T the drain current is: W = ( sat ) = µ n C ox ------ ( VGS Ð V 2L Tn ) 2 V DSSAT metal interconnect to gate I V DSAT GS _ n polysilicon gate n source 0 y n drain x Q N (y = L) = 0 p-type metal interconnect to bulk Full model: (µa) 1000 800 600 400 triode region Eq. (4.17) SAT = 4 V vs. V DSSAT constant current (saturation) region Eq. (4.21) = 3 V 200 = 2 V 0 1 2 3 4 V DS (V) < 1 V

MOSFET Circuit Models n-channel MOSFET drain current in cutoff triode and saturation: = 0 A ( V Tn ) = µ n C ox ( W L) [ Ð V Tn Ð ( V DS 2) ]( 1 λ n V DS )V DS ( VGS V Tn V DS Ð V Tn ) = µ n C ox ( W ( 2L) )( Ð V Tn ) 2 ( 1 λ n V DS ) ( VGS V Tn V DS Ð V Tn ) Numerical values: µ n is a function of along the channel and is much less than the mobility in the bulk (typical value 215 cm 2 /(Vs) ) -- therefore we consider that µ n C ox is a measured parameter. Typical value: µ n C ox = 50 µav -2 λ n sometimes called the channel length modulation parameter increases as the channel length L is reduced: 0.1µmV Ð1 λ n ------------------------- L The triode region equation has (1 λ n V DS ) added in order to avoid a jump at the boundary with the saturation region. For hand calculation of DC voltages and currents this term is usually omitted from. V Tn = threshold voltage = 0.7-1.0 V typically for an n-channel MOSFET.

Backgate Effect The threshold voltage is a function of the bulk-to-source voltage V BS through the backgate effect. V Tn = V TOn γ n ( ÐV BS Ð2φ p Ð Ð2φ p ) where V TO is the threshold voltage with V BS = 0 and γ is the backgate effect parameter γ n = ( 2qε s N a ) C ox Physical origin: V BS (a negative voltage to avoid forward biasing the bulk-tosource pn junction) increases the depletion width which increases the bulk charge and thus the threshold voltage. = ( V DS V BS ) since V Tn = V Tn (V BS ) Common situation is that V BS = 0 by electrically shorting the source to the bulk (either the substrate or a deep diffused region called a well) source and bulk terminals are shorted together --> no backgate effect p n source p well n substrate n drain For this case V Tn = V TOn.

p-channel MOSFETs Structure is complementary to the n-channel MOSFET In a CMOS technology one or the other type of MOSFET is built into a well -- a deep diffused region -- so that there are electrically isolated ÒbulkÓ regions in the same substrate n-channel p-channel MOSFET MOSFET (a) A A common bulk contact for all n-channel MOSFETs (to ground or to the supply) isolated bulk contact with p-channel MOSFET shorted to source (b) p n source n drain p drain p source n p-type substrate n well

p-channel MOSFET Models DC drain current in the three operating regions: - > 0 ÐI D = 0 A ( V SG ÐV T ) ÐI D = µ p C ox ( W L) [ V SG V Tp Ð ( V SD 2) ]( 1 λ p V SD )V SD ( VSG ÐV Tp V SD V SG V Tp ) ÐI D = µ p C ox ( W ( 2L) )( V SG V Tp ) 2 ( 1 λ p V SD ) ( VSG ÐV Tp V SD V SG V Tp ) The threshold voltage with backgate effect is given by: Numerical values: V Tp = V TOp Ðγ p (( ÐV SB 2φ n ) Ð 2φ n ) µ p C ox is a measured parameter. Typical value: µ p C ox = 25 µav -2 0.1µmV Ð1 λ p ------------------------- L V Tp = -0.7 to -1.0 V which should be approximately -V Tn for a well-controlled CMOS process