PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

Similar documents
PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN BS. High efficiency due to low switching and conduction losses

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

BUK B. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK B. N-channel TrenchMOS standard level FET

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

BUK A. N-channel TrenchMOS logic level FET

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

BUK A. N-channel TrenchMOS standard level FET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

PSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK A. N-channel TrenchMOS logic level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

60 V, 0.3 A N-channel Trench MOSFET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

BF556A; BF556B; BF556C

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PSMN002-25P; PSMN002-25B

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

4-bit magnitude comparator

PHM21NQ15T. TrenchMOS standard level FET

The 74LV08 provides a quad 2-input AND function.

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PHP7NQ60E; PHX7NQ60E

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

7-stage binary ripple counter

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

The 74AXP1G04 is a single inverting buffer.

N-channel TrenchMOS logic level FET

Low-power configurable multiple function gate

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

April 14 Product data sheet 1. General description Logic level N-channel MOSFET in DPAK package qualified to 175 C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.. Features and benefits High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources 3. Applications DC-to-DC converters Load switiching Motor control Server power supplies 4. Quick reference data Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 5 C; T j 175 C - - 3 V drain current T mb = 5 C; V GS = 1 V; Fig. [1] - - 1 A P tot total power dissipation T mb = 5 C; Fig. 1 - - 36 W T j junction temperature -55-175 C Static characteristics R DSon Dynamic characteristics drain-source on-state resistance V GS = 1 V; = 5 A; T j = 5 C; Fig. 1 V GS = 1 V; = 5 A; T j = 1 C; Fig. 13; Fig. 1 -.89 1 mω - 1.19 1.5 mω Q GD gate-drain charge V GS = 4.5 V; = 75 A; V DS = 15 V; - 37 - nc Q G(tot) total gate charge Fig. 14; Fig. 15-118 - nc

Symbol Parameter Conditions Min Typ Max Unit Avalanche ruggedness E DS(AL)S non-repetitive drainsource avalanche energy V GS = 1 V; T j(init) = 5 C; = 1 A; V sup 3 V; R GS = 5 Ω; unclamped - - 1.9 J [1] Continuous current is limited by package. 5. Pinning information Table. Pinning information Pin Symbol Description Simplified outline Graphic symbol 1 G gate mb D D drain[1] 3 S source G mb D mounting base; connected to drain 1 3 DPAK (SOT44) mbb76 S [1] It is not possible to make connection to pin 6. Ordering information Table 3. Type number Ordering information Package Name Description Version DPAK plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped) SOT44 7. Marking Table 4. Marking codes Type number Marking code 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage T j 5 C; T j 175 C - 3 V V DGR drain-gate voltage T j 5 C; T j 175 C; R GS = kω - 3 V Product data sheet April 14 / 13

Symbol Parameter Conditions Min Max Unit V GS gate-source voltage - V P tot total power dissipation T mb = 5 C; Fig. 1-36 W drain current V GS = 1 V; T mb = 1 C; Fig. [1] - 1 A V GS = 1 V; T mb = 5 C; Fig. [1] - 1 A M peak drain current pulsed; t p 1 µs; T mb = 5 C; Fig. 3-1573 A T stg storage temperature -55 175 C T j junction temperature -55 175 C T sld(m) peak soldering temperature - 6 C Source-drain diode I S source current T mb = 5 C [1] - 1 A I SM peak source current pulsed; t p 1 µs; T mb = 5 C - 1573 A Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy V GS = 1 V; T j(init) = 5 C; = 1 A; V sup 3 V; R GS = 5 Ω; unclamped - 1.9 J [1] Continuous current is limited by package. 1 3aa16 5 3aaf774 P der (%) (A) 4 8 3 4 1 (1) 5 1 15 T mb ( C) 5 1 15 T mb ( C) Fig. 1. Normalized total power dissipation as a function of mounting base temperature Fig.. Continuous drain current as a function of mounting base temperature. Product data sheet April 14 3 / 13

1 4 3aaf773 (A) 1 3 1 Limit R DS on = V DS / t p =1 ms 1 ms 1 1 DC 1 ms 1 ms 1 ms 1-1 1-1 1 1 1 V DS (V) Fig. 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage 9. Thermal characteristics Table 6. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-mb) R th(j-a) thermal resistance from junction to mounting base thermal resistance from junction to ambient Fig. 4 -..49 K/W minimum footprint; mounted on a printed-circuit board - 5 - K/W 1 3aaf77 Z th(j-mb) (K/W) 1-1 δ =.5..1 1 -.5. P tp δ = T Fig. 4. 1-3 single shot 1-6 1-5 1-4 1-3 1-1 -1 1 t p (s) Transient thermal impedance from junction to mounting base as a function of pulse duration; typical values tp T t Product data sheet April 14 4 / 13

1. Characteristics Table 7. Characteristics Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown voltage = 5 µa; V GS = V; T j = 5 C 3 - - V = 5 µa; V GS = V; T j = -55 C 7 - - V V GS(th) SS I GSS gate-source threshold voltage drain leakage current gate leakage current = 1 ma; V DS = V GS ; T j = 5 C; 1.3 1.7. V Fig. 1; Fig. 11 = 1 ma; V DS = V GS ; T j = 175 C; Fig. 11.65 - - V = 1 ma; V DS = V GS ; T j = -55 C; - -.5 V Fig. 11 V DS = 3 V; V GS = V; T j = 5 C -. 1 µa V DS = 3 V; V GS = V; T j = 175 C - - 5 µa V GS = 16 V; V DS = V; T j = 5 C - 1 1 na V GS = -16 V; V DS = V; T j = 5 C - 1 1 na R DSon drain-source on-state resistance V GS = 1 V; = 5 A; T j = 5 C; Fig. 1 V GS = 4.5 V; = 5 A; T j = 5 C; Fig. 1 V GS = 1 V; = 5 A; T j = 175 C; Fig. 13; Fig. 1 V GS = 1 V; = 5 A; T j = 1 C; Fig. 13; Fig. 1 -.89 1 mω - 1.1 1.4 mω - 1.65 mω - 1.19 1.5 mω R G gate resistance f = 1 MHz - 1.1 - Ω Dynamic characteristics Q G(tot) total gate charge = 75 A; V DS = 15 V; V GS = 1 V; - 43 - nc Fig. 14; Fig. 15 = A; V DS = V; V GS = 1 V - - nc = 75 A; V DS = 15 V; V GS = 4.5 V; - 118 - nc Q GS gate-source charge Fig. 14; Fig. 15-39 - nc Q GS(th) Q GS(th-pl) Q GD V GS(pl) pre-threshold gatesource charge post-threshold gatesource charge gate-drain charge gate-source plateau voltage - - nc - 17 - nc - 37 - nc = 75 A; V DS = 15 V; Fig. 14; Fig. 15 -.8 - V Product data sheet April 14 5 / 13

Symbol Parameter Conditions Min Typ Max Unit C iss input capacitance V DS = 15 V; V GS = V; f = 1 MHz; - 1485 - pf C oss output capacitance T j = 5 C; Fig. 16-799 - pf C rss reverse transfer capacitance t d(on) turn-on delay time V DS = 15 V; R L =. Ω; V GS = 5 V; R G(ext) = 5 Ω; = 75 A; T j = 5 C t r rise time V DS = 15 V; R L =. Ω; V GS = 5 V; R G(ext) = 5 Ω; T j = 5 C; = 75 A - 115 - pf - 95 - ns - 13 - ns t d(off) turn-off delay time V DS = 15 V; R L =. Ω; V GS = 5 V; - 199 - ns t f fall time R G(ext) = 5 Ω; = 75 A; T j = 5 C - 115 - ns Source-drain diode V SD source-drain voltage I S = 5 A; V GS = V; T j = 5 C; Fig. 17 -.8 1. V t rr reverse recovery time I S = 5 A; di S /dt = -1 A/µs; V GS = V; - 67 - ns Q r recovered charge V DS = 15 V - 13 - nc 3 3aaf76 1 5 3aaf766 g fs (S) 4 C (pf) C iss 18 C rss 1 4 1 6 4 6 8 (A) 1 3 1-1 1 1 V GS (V) 1 Fig. 5. Forward transconductance as a function of drain current; typical values Fig. 6. Input and reverse transfer capacitances as a function of gate-source voltage; typical values Product data sheet April 14 6 / 13

5 3aaf764 75 3aaf763 R DSon (mω) 4 (A) 6 3 45 3 1 15 T j = 175 C T j = 5 C 4 8 1 16 V GS (V).6 1. 1.8.4 3 V GS (V) Fig. 7. Drain-source on-state resistance as a function of gate-source voltage; typical values Fig. 8. Transfer characteristics: drain current as a function of gate-source voltage; typical values 3 (A) 5 1 4.5 3.5 3aad11 3 1-1 (A) 1-3aab71.8 1-3 min typ max 15 1.6 1-4 5 V GS (V) =.4 1-5 4 6 8 1 V DS (V) 1-6 1 V GS (V) 3 Fig. 9. Output characteristics: drain current as a function of drain-source voltage; typical values Fig. 1. Sub-threshold drain current as a function of gate-source voltage Product data sheet April 14 7 / 13

3 3aac98 1 3aag668 V GS (th) (V) max R DSon (mω) 8.6.8 V GS (V) = 3 typ 6 1 min 4 4.5 3.5-6 6 1 18 T j ( C) Fig. 11. Gate-source threshold voltage as a function of junction temperature 1 (A) 3 Fig. 1. Drain-source on-state resistance as a function of drain current; typical values 1 3aaf767 V DS a 1.5 V GS(pl) 1 V GS(th) V GS Q GS1 Q GS.5 Q GS Q GD Q G(tot) -6 6 1 18 T j ( C) Fig. 14. Gate charge waveform definitions 3aaa58 Fig. 13. Normalized drain-source on-state resistance factor as a function of junction temperature Product data sheet April 14 8 / 13

1 3aaf768 1 5 3aaf769 V GS (V) 8 6 4V 15V V DS = 6V C (pf) 1 4 C iss C oss 4 1 3 C rss 1 3 Q G (nc) 1 1-1 1 1 V DS (V) 1 Fig. 15. Gate-source voltage as a function of gate charge; typical values Fig. 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values 75 3aaf77 I S (A) 6 45 3 15 T j = 175 C T j = 5 C..4.6.8 1 V SD (V) Fig. 17. Source current as a function of source-drain voltage; typical values Product data sheet April 14 9 / 13

11. Package outline Plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped) SOT44 A E A 1 D 1 mounting base D H D 1 3 L p b b c e e Q 5 mm scale Dimensions (mm are the original dimensions) Unit A A 1 b b c D D 1 E e H D L p Q mm max nom min 4.5 4.1 1.4 1.7.85.6 1.45 1.5.64.46 11 1.6 1. 1.3 9.7.54 15.8 14.8.9.1.6. sot44_po Outline version SOT44 References IEC JEDEC JEITA European projection Issue date 6-3-16 13--5 Fig. 18. Package outline DPAK (SOT44) Product data sheet April 14 1 / 13

1. Legal information 1.1 Data sheet status Document status [1][] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet Product status [3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 1. Definitions Preview The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 1.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the Product data sheet April 14 11 / 13

grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of nonautomotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 1.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Product data sheet April 14 1 / 13

13. Contents 1 General description... 1 Features and benefits...1 3 Applications... 1 4 Quick reference data... 1 5 Pinning information... 6 Ordering information... 7 Marking... 8 Limiting values... 9 Thermal characteristics...4 1 Characteristics...5 11 Package outline... 1 1 Legal information...11 1.1 Data sheet status... 11 1. Definitions...11 1.3 Disclaimers...11 1.4 Trademarks... 1 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: April 14 Product data sheet April 14 13 / 13