What Does VLV Testing Detect?

Similar documents
Fault Modeling. Fault Modeling Outline

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

Single Stuck-At Fault Model Other Fault Models Redundancy and Untestable Faults Fault Equivalence and Fault Dominance Method of Boolean Difference

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

V t vs. N A at Various T ox

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Lecture 16: Circuit Pitfalls

ELEN 610 Data Converters

Digital Integrated Circuits A Design Perspective

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

Floating Gate Devices: Operation and Compact Modeling

Flash Memory Cell Compact Modeling Using PSP Model

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

23.0 Introduction Review

Advanced Testing. EE5375 ADD II Prof. MacDonald

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 18: A Broad Introduction to Dielectric Breakdown Date:

AUTOMOTIVE GRADE. A I DM Pulsed Drain Current P A = 25 C Maximum Power Dissipation 2.0 P A = 70 C Maximum Power Dissipation 1.

Lecture 16: Circuit Pitfalls

S No. Questions Bloom s Taxonomy Level UNIT-I

Lecture 2: CMOS technology. Energy-aware computing

Fault Modeling. 李昆忠 Kuen-Jong Lee. Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan. VLSI Testing Class

Model-Based I DDQ Pass/Fail Limit Setting

CMPEN 411 VLSI Digital Circuits Spring 2012

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

IRF5851. HEXFET Power MOSFET. Ultra Low On-Resistance Dual N and P Channel MOSFET Surface Mount Available in Tape & Reel Low Gate Charge.

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

VLSI Design and Simulation

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Very Large Scale Integration (VLSI)

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

SIPMOS Small-Signal-Transistor

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

SIPMOS Small-Signal-Transistor

2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Exact Analysis of a Common-Source MOSFET Amplifier

University of Toronto. Final Exam

MOS Transistor Theory

EE141Microelettronica. CMOS Logic

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction

ENEE 359a Digital VLSI Design

Lecture 7 Circuit Delay, Area and Power

Fault Tolerant Computing CS 530 Fault Modeling

N- & P-Channel Enhancement Mode Field Effect Transistor

Type Package Pb-free Tape and Reel Information SN7002N PG-SOT-23 Yes H6327: 3000 pcs/reel SN7002N

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

SEMICONDUCTOR MEMORIES

BSS123. Rev K/W. R thja

Preliminary data. Type Package Ordering Code Tape and Reel Information BSS 192 P SOT89 Q67042-S4168 -

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

The Wire EE141. Microelettronica

OptiMOS 2 + OptiMOS -P 2 Small Signal Transistor

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

Lecture 5 Fault Modeling

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor Theory

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

CMOS Transistors, Gates, and Wires

Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta I DDQ Testing

Semiconductor Memories

PD A N-CHANNEL MOSFET 1 D2 P-CHANNEL MOSFET. Top View SO-8. 1

Lecture 25. Semiconductor Memories. Issues in Memory

Package Ordering Code BTS 282 Z 49 V 6.5 m P-TO Q67060-S6004-A2 P-TO Q67060-S6005-A2 P-TO Q67060-S6007.

GMU, ECE 680 Physical VLSI Design 1

Parallel Processing and Circuit Design with Nano-Electro-Mechanical Relays

CS/EE N-type Transistor

Dynamic operation 20

Sample-and-Holds David Johns and Ken Martin University of Toronto

P-Channel Enhancement Mode Mosfet

Memory Trend. Memory Architectures The Memory Core Periphery

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

Dual N-/Dual P-Channel 30-V (D-S) MOSFETs

Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations

Maximum Ratings, at T j = 25 C, unless otherwise specified Parameter Symbol Value Unit Continuous drain current I D. I D puls 0.68.

MM74C906 Hex Open Drain N-Channel Buffers

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

P-Channel Enhancement Mode Mosfet

Semiconductor Memories

Topics to be Covered. capacitance inductance transmission lines

CMOS Inverter (static view)

EEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Advanced Flash and Nano-Floating Gate Memories

SPP03N60S5 SPB03N60S5

MODULE 5 Chapter 7. Clocked Storage Elements

Transcription:

Center for RC eliable omputing What Defect Does L Testing Detect? Stanford University Nov. 1, 1999 Outline Introduction Physics of Tunneling Proposal of Tunneling Defect Theoretical Calculation Experiment Evidence Future Work Summary 1 Introduction L effectiveness table [Chang 96] Failure Mode IDDQ L Transmission gate opens NO YES Threshold voltage shifts NO YES Diminished-drive gates NO YES Gate oxide shorts YES YES Metal shorts YES YES Defective interconnect buffers YES YES High resistance interconnects NO NO Tunneling open NO NO Introduction 9 L-only CUTs in Murphy 5 CUT can not be explained by the table Goal of this talk 3 4 Physics of Tunneling Put Them ll Together 5 6 Page 1 Nov.1, 1999

Proposal of Tunneling Defect L-only CUT behavior Previous study Possible explanations Proposal of a tunneling defect formation of a tunneling defect qualitative description of the circuit behavior at nominal voltage at very low voltage 6 5 4 3 1 L-only CUT Behavior Long time IDDQ leakage phenomena IDDQ in u 7.1.7.13.18.4 time (second) 8 Maly Previous Study Possible Explanations location C R Logic 1fF 1T 1pF 1G I/O 1pF 1G 9 1 Formation of a Tunneling Defect Qualitative Description I DDQ (t) very long leakage Metal X SiO SiO Poly very thin in out 11 1 Page Nov.1, 1999

@ Nominal oltage @ ery Low oltage fast ckt response log I very slow I DDQ leakage log I very slow response very slow I DDQ leakage 5 13 1.7 14 Theoretical Calculation electrical model analytical equations simulation results nominal voltage L IDDQ leakage J tunnel Electrical model d, = defect oxide thickness, area E ox = ox /d ox C d metal C gate poly 15 16 nalytical equations Tunneling effect (FN+Dir) [Schuegraf 9] tunnel Eox J ( t) = e correction _ fector = (1 ( / Eox ) b b ox ) e B( b ox ) b / E ox Simulation: 5,C gate = 4fF, d=1 =1 m 6 5 4 m p_tunnel p_couple J poly( t) = C Coupling Effect tunnel gate ( t) dt voltage 3 = ox d Cd poly = metal Cd + C Cd gate 17 1..4.6.8 1 1. 1.4 1.6 1.8 time (ns) 18 Page 3 Nov.1, 1999

I DDQ Leakage Simulation: 1.7 nalytical equation voltage 6 5 4 3 1 m p_tunnel p_couple..4.6.8 1 1. 1.4 1.6 1.8 time (ns) 19 T leakage = C J gate L_tunnel ssumptions (@ nominal voltage) = (th -t) =.5 -.7=1.8 C gate = 4fF T leakage = 1ms ~ 1S = 1 m Calculation result J L_tunnel = 7 ~ 7. /cm Experimental Evidence Boolean Test - Expected Behavior Boolean Test Evidence expected behavior experimental results IDDQ Test Evidence expected behavior experimental results Failure nalysis Evidence If not tunneling [Chang 96] Delay Ratio = T_bad / T_good either fail or less than 1 x slower Defect Max Delay Retio @L Weak driven gate 41.7 Tran. gate open Fail t shift.98 Diminished drive gate 3.3 1 Boolean Test - Expected Behavior Boolean Test - Expected Behavior If Tunneling extremely long delay @ L eventually work minimum functional voltage same as good Expected shmoo plot N Good not tunneling tunneling L min 3 ns s ms delay 4 Page 4 Nov.1, 1999

Boolean Test - Experiment Results Table of delay time @ different voltage I DDQ Test - Expected Behavior Table of expected IDDQ behavior cut id 5..5. 1.7 Good 3nS 6nS 1ns 47nS 13.69.6sq 38nS 114nS N 6nS 31.9.6sq 3nS 86nS N Fail 35.8.m1 36nS N Fail Fail 5.15.6sq 36nS N Fail Fail 1.3.m1 34nS 3ns 5 S 3mS 1.91.6sq 37nS 148nS 4nS 1 S 18.133.m1 35nS ns 3 S ms 1.34.6sq 37nS 9nS 6 S 3 S 35.83.m1 35nS 7nS 9 S 4 S defect high IDDQ () IDDQ leakge GOS Y N - - t shift N N - - WD gate Y N - - Tr. gate open Y N - - RC Y Y S No D/S junction leakage Y Y ms ~ S decrease decrease Tunneling Y Y ms ~ S No 5 6 IDDQ in u I DDQ Test - Experiment Results I DDQ leakage @ different voltage (from 1.91.6sq) 8 7 6 5 4 3 1.5.1.15..5.3 Time (second) 5 6 3.5.5 7 I DDQ Test - Experiment Results Table of experimental I DDQ behavior cut id max decrease leakage IDDQ decrease 13.69.6sq N - - 31.9.6sq N - - 35.8.m1 18 N - - 5.15.6sq 38 N - - 1.3.m1 88 Y 14~56mS N 1.91.6sq 5 Y 56~7mS N 18.133.m1 14 Y 8~69mS N 1.34.6sq 35 Y 4~57mS N 35.83.m1 1 Y 4~55mS N 8 Failure nalysis Sematech data [Nigh 98] dd=5 dd=3.3 dd=1.8 m d t ns m d t ns m d t ns 1 1 1.3 11.6.7 1.5 9 3 Page 5 Nov.1, 1999

Q: Why sequence dependence @ L? ll tunneling defect CUTs are seq. dept. @1.7 tunneling effect has polarity rise time different than fall time Q3: Is it process error or defect? Defect 5 CUTs from 3 lots, different wafer Q4: What is the best test condition? L transition pattern maybe low temperature 31 Q5: Will it cause reliability problem? Yes low quality oxide, break down easily No Sematch data [Nigh 98] IDDQ did not change much after burn-in after break down, becomes high impedance 3 Q6: Will it cause more trouble in the future technology? No Cg smaller, coupling effect dominates dd decreases, FN tunneling decrease Yes metal intensive direct tunneling is field depdent 33 Summary 5/9 L CUT can be explained by FN tunneling CUT ID high IDDQ slow IDDQ leakage @L possible defect 13.69.6sq N N N t shift? 31.9.6sq N N N t shift? 35.8.m1 Y N N shorts? 5.15.6sq Y N N shorts? 1.3.m1 Y Y Y Tunneling 1.91.6sq Y Y Y Tunneling 18.133.m1 Y Y Y Tunneling 1.34.6sq Y Y Y Tunneling 35.83.m1 Y Y Y Tunneling 34 Reference ppendix 35 Page 6 Nov.1, 1999

Direct Tunneling Oxide thinner than 4~5nm Fowler-Nordheim Tunneling Strongly depends on electric field 37 38 Trap ssisted Tunneling Depends on oxide quality I DDQ Test - Experiment Result Definition of I DDQ I(t) = I leak exp (-t/ ) + I final I leak I fianl 39 time 4 Page 7 Nov.1, 1999