Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Similar documents
Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant

ORGANIZATION AND APPLICATION The MUX8532 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

ORGANIZATION AND APPLICATION The MUX8523 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

UT8CR512K32 16 Megabit SRAM Data Sheet September

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

RadHard-by-Design Analog RHD8544

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

The 74HC21 provide the 4-input AND function.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

54AC32 Quad 2-Input OR Gate

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

CD54/74AC153, CD54/74ACT153

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

3.3 V 256 K 16 CMOS SRAM

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

74AC00, 74ACT00 Quad 2-Input NAND Gate

5.0 V 256 K 16 CMOS SRAM

CD74HC151, CD74HCT151

UNISONIC TECHNOLOGIES CO., LTD U74HC14

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

Hex inverting Schmitt trigger with 5 V tolerant input

Low Voltage 2-1 Mux, Level Translator ADG3232

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

April 2004 AS7C3256A

5 V 64K X 16 CMOS SRAM

MM74HC151 8-Channel Digital Multiplexer

74VHC08 Quad 2-Input AND Gate

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

2-input EXCLUSIVE-OR gate

The 74LV08 provides a quad 2-input AND function.

74LV393 Dual 4-bit binary ripple counter

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

MM54HC08 MM74HC08 Quad 2-Input AND Gate

54AC 74AC11 Triple 3-Input AND Gate

2 Input NAND Gate L74VHC1G00

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

3.3 V 64K X 16 CMOS SRAM

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

CD54/74HC151, CD54/74HCT151

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

MM74HC157 Quad 2-Input Multiplexer

onlinecomponents.com

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

The 74LVC1G02 provides the single 2-input NOR function.

CD74HC147, CD74HCT147

CD74HC109, CD74HCT109

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

MM74HC251 8-Channel 3-STATE Multiplexer

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

The 74LVC1G11 provides a single 3-input AND gate.

The 74LV32 provides a quad 2-input OR function.

CD4028BC BCD-to-Decimal Decoder

8-bit binary counter with output register; 3-state

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

4-bit magnitude comparator

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

5-stage Johnson decade counter

Transcription:

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available QML Q or V processes Flexible package - 16-pin DIP - 16-lead flatpack UT54ACS153 - SMD 5962-96550 UT54ACTS153 - SMD 5962-96551 PINOUTS 1G B 1C3 1C2 1C1 1C0 1Y V SS 16-Pin DIP Top View 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 V DD 2G A 2C3 2C2 2C1 2C0 2Y DESCRIPTION The UT54ACS153 and the UT54ACTS153 are dual four to one line selectors/multiplexers. Common inputs A and B select a value from one of four sources for each section and routes the value from each section to their respective outputs. Separate strobe inputs, G are provided for each of the two four-line sections. The devices are characterized over full military temperature range of -55 C to +125 C. FUNCTION TABLE SELECT INPUTS DATA INPUTS OUTPUT CONTROL OUTPUT 1G B 1C3 1C2 1C1 1C0 1Y V SS 16-Lead Flatpack Top View 1 2 3 4 5 6 16 15 14 13 12 11 7 10 8 9 V DD 2G A 2C3 2C2 2C1 2C0 2Y B A C0 C1 C2 C3 G Y X X X X X X H L L L L X X X L L L L H X X X L H L H X L X X L L L H X H X X L H H L X X L X L L H L X X H X L H H H X X X L L L H H X X X H L H LOGIC SYMBOL (14) A 0 (2) B 1 (1) 1G EN (6) 1C0 0 (5) 1C1 1 (4) 1C2 2 (3) 1C3 3 (15) 2G (10) 2C0 (11) 2C1 (12) 2C2 (13) 2C3 G 0 3 -- MUX (7) 1Y (9) 2Y 1 Note: 1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM OUTPUT CONTROL 1G (1) 1C0 (6) 1C1 (5) (7) 1Y DATA 1 1C2 (4) 1C3 (3) B (2) SELECT A (14) 2C0 (10) 2C1 (11) DATA 2 2C2 (12) (9) 2Y 2C3 (13) OUTPUT CONTROL 2G (15) 2

OPERATIONAL ENVIRONMENT 1 PARAMETER LIMIT UNITS Total Dose 1.0E6 rads(si) SEU Threshold 2 80 MeV-cm 2 /mg SEL Threshold 120 MeV-cm 2 /mg Neutron Fluence 1.0E14 n/cm 2 Notes: 1. Logic will not latchup during radiation exposure within the limits defined in the table. 2. Device storage elements are immune to SEU affects. ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage -0.3 to 7.0 V V I/O Voltage any pin -.3 to V DD +.3 V T STG Storage Temperature range -65 to +150 C T J Maximum junction temperature +175 C T LS Lead temperature (soldering 5 seconds) +300 C Θ JC Thermal resistance junction to case 20 C/W I I DC input current ±10 ma P D Maximum power dissipation 1 W Note: 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage 4.5 to 5.5 V V IN Input voltage any pin 0 to V DD V T C Temperature range -55 to + 125 C 3

DC ELECTRICAL CHARACTERISTICS 7 (V DD = 5.0V ±10%; V SS = 0V 6, -55 C < T C < +125 C); Unless otherwise noted, Tc is per the temperature range ordered. SYMBOL PARAMETER CONDITION MIN MAX UNIT V IL Low-level input voltage 1 ACTS ACS V IH High-level input voltage 1 ACTS ACS 0.8 V.3V DD.5V DD V.7V DD I IN Input leakage current ACTS/ACS V IN = V DD or V SS -1 1 μa V OL Low-level output voltage 3 ACTS ACS I OL = 8.0mA I OL = 100μA 0.40 0.25 V V OH High-level output voltage 3 ACTS ACS I OH = -8.0mA I OH = -100μA.7V DD V DD - 0.25 V I OS Short-circuit output current 2,4 ACTS/ACS V O = V DD and V SS -200 200 ma I OL Output current 10 (Sink) I OH Output current 10 (Source) V IN = V DD or V SS V OL = 0.4V V IN = V DD or V SS V OH = V DD - 0.4V 8 ma -8 ma P total Power dissipation 2, 8, 9 C L = 50pF 2.1 mw/ MHz ΔI DDQ Quiescent Supply Current Delta ACTS For input under test V IN = V DD - 2.1V For all other inputs V IN = V DD or V SS V DD = 5.5V 1.6 ma I DDQ Quiescent Supply Current V DD = 5.5V 10 μa C IN Input capacitance 5 ƒ = 1MHz @ 0V 15 pf C OUT Output capacitance 5 ƒ = 1MHz @ 0V 15 pf 4

Notes: 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V IH = V IH (min) + 20%, - 0%; V IL = V IL (max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V IH (min) and V IL (max). 2. Supplied as a design limit but not guaranteed or tested. 3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm 2, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pf/mhz. 4. Not more than one output may be shorted at a time for maximum duration of one second. 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V SS at frequency of 1MHz and a signal amplitude of 50mV rms maximum. 6. Maximum allowable relative shift equals 50mV. 7. All specifications valid for radiation dose 1E6 rads(si). 8. Power does not include power contribution of any TTL output sink current. 9. Power dissipation specified per switching output. 10. This value is guaranteed based on characterization data, but not tested. 5

AC ELECTRICAL CHARACTERISTICS 2 (V DD = 5.0V ±10%; V SS = 0V 1, -55 C < T C < +125 C); Unless otherwise noted, Tc is per the temperature range ordered. SYMBOL PARAMETER MINIMUM MAXIMUM UNIT t PHL Data to output Yn 2 16 ns t PLH Data to output Yn 2 12 ns t PHL Strobe to output Yn 1 15 ns t PLH Strobe to output Yn 1 14 ns t PHL Select to output Yn 2 16 ns t PLH Select to output Yn 2 14 ns Notes: 1. Maximum allowable relative shift equals 50mV. 2. All specifications valid for radiation dose 1E6 rads(si). 6

PACKAGING Side-Brazed Packages 7

FLATPACK PACKAGES 8

UT54ACS153/UT54ACTS153: SMD 5962 * ***** ** * * * Lead Finish: (Notes 1 & 2) A = Solder C = Gold X = Optional Package Type: X = 16-lead ceramic bottom-brazed dual-in-line Flatpack C = 16-lead ceramic side-brazed dip Class Designator: Q = QML Class Q V = QML Class V Device Type: 01 Drawing Number: 96550 = UT54ACS153 96551 = UT54ACTS153 Total Dose: (Notes 3 & 4) R = 1E5 rads(si) F = 3E5 rads(si) G = 5E5 rads(si) H = 1E6 rads(si) Notes: 1. Lead finish (A,C, or X) must be specified. 2. If an X is specified when ordering, part marking will match the lead finish and will be either A (solder) or C (gold). 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory. 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(si) or 1E6 rads(si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(si), 3E5 rads(si), and 5E5 rads(si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A. 9

Aeroflex Colorado Springs - Datasheet Definition Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML & Reduced Hi-Rel COLORADO Toll Free: 800-645-8862 Fax: 719-594-8468 SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL Tel: 805-778-9229 Fax: 805-778-1980 WEST COAST Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL Tel: 719-594-8017 Fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com Aeroflex UTMC Microelectronic Systems Inc. (Aeroflex) reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused 10