CD40106BC Hex Schmitt Trigger

Similar documents
CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74C14 Hex Schmitt Trigger

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74C14 Hex Schmitt Trigger

CD4028BC BCD-to-Decimal Decoder

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4024BC 7-Stage Ripple Carry Binary Counter

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

CD4028BC BCD-to-Decimal Decoder

CD4021BC 8-Stage Static Shift Register

CD4093BC Quad 2-Input NAND Schmitt Trigger

MM74C906 Hex Open Drain N-Channel Buffers

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4013BC Dual D-Type Flip-Flop


MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC00 Quad 2-Input NAND Gate

MM74HCT08 Quad 2-Input AND Gate

MM74HC154 4-to-16 Line Decoder

MM74HC32 Quad 2-Input OR Gate

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

MM74HC08 Quad 2-Input AND Gate

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HCT138 3-to-8 Line Decoder

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC138 3-to-8 Line Decoder

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74HC251 8-Channel 3-STATE Multiplexer

CD4528BC Dual Monostable Multivibrator

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC244 Octal 3-STATE Buffer

MM74HC373 3-STATE Octal D-Type Latch

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

Excellent Integrated System Limited

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

DM7404 Hex Inverting Gates

MM74HC373 3-STATE Octal D-Type Latch

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

MM74HC573 3-STATE Octal D-Type Latch

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

MM82C19 16-Line to 1-Line Multiplexer

74VHC00 Quad 2-Input NAND Gate

MM74C85 4-Bit Magnitude Comparator

DM74LS02 Quad 2-Input NOR Gate

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM74LS08 Quad 2-Input AND Gates

MM74C175 Quad D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74C908 Dual CMOS 30-Volt Relay Driver

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

74F30 8-Input NAND Gate

74VHC00 Quad 2-Input NAND Gate

DM74LS05 Hex Inverters with Open-Collector Outputs

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74C93 4-Bit Binary Counter

MM74HC175 Quad D-Type Flip-Flop With Clear

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

74AC08 74ACT08 Quad 2-Input AND Gate

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs


Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

MM74HC151 8-Channel Digital Multiplexer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

Low Power Quint Exclusive OR/NOR Gate

MM54C14 MM74C14 Hex Schmitt Trigger

MM74HC157 Quad 2-Input Multiplexer

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

74F153 Dual 4-Input Multiplexer

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74F139 Dual 1-of-4 Decoder/Demultiplexer

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74VHC138 3-to-8 Decoder/Demultiplexer

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

74F194 4-Bit Bidirectional Universal Shift Register

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74F174 Hex D-Type Flip-Flop with Master Reset

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

74VHC393 Dual 4-Bit Binary Counter

74AC153 74ACT153 Dual 4-Input Multiplexer

74F175 Quad D-Type Flip-Flop

MM74C73 Dual J-K Flip-Flops with Clear and Preset

74ACT825 8-Bit D-Type Flip-Flop

Transcription:

CD40106BC Hex Schmitt Trigger General Description The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors. The positive and negative-going threshold voltages, V T+ and V T, show low variation with respect to temperature (typ 0.0005V/ C at V DD = 10V), and hysteresis, V T+ V T 0.2 V DD is guaranteed. All inputs are protected from damage due to static discharge by diode clamps to V DD and V SS. Features October 1987 Revised January 1999 Wide supply voltage range: 3V to 15V High noise immunity: 0.7 V DD (typ.) Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS Hysteresis: 0.4 V DD (typ.), 0.2 V DD guaranteed Equivalent to MM74C14 Equivalent to MC14584B CD40106BC Hex Schmitt Trigger Ordering Code: Order Number Package Number Package Description CD40106BCM M14A 14-Lead Small Outline integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Body CD40106BCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram Schematic Diagram Pin Assignments for DIP and SOIC Top View 1999 Fairchild Semiconductor Corporation DS005985.prf www.fairchildsemi.com

CD40106BC Absolute Maximum Ratings(Note 1) (Note 2) DC Supply Voltage (V DD ) 0.5 to +18 V DC Input Voltage (V IN ) 0.5 to V DD +0.5 V DC Storage Temperature Range (T S ) 65 C to +150 C Power Dissipation (P D ) Dual-In-Line 700 mw Small Outline 500 mw Lead Temperature (T L ) (Soldering, 10 seconds) 260 C Recommended Operating Conditions (Note 2) DC Supply Voltage (V DD ) 3 to 15 V DC Input Voltage (V IN ) 0 to V DD V DC Operating Temperature Range (T A ) 40 C to +85 C Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of Recommended Operating Conditions and Electrical Characteristics provides conditions for actual device operation. Note 2: V SS = 0V unless otherwise specified. DC Electrical Characteristics (Note 3) Symbol Parameter Conditions 40 C +25 C +85 C Min Max Min Typ Max Min Max Units I DD Quiescent Device Current V DD = 5V 4.0 4.0 30 µa V DD = 10V 8.0 8.0 60 µa V DD = 15V 16.0 16.0 120 µa V OL LOW Level Output I O < 1 µa Voltage V DD = 5V 0.05 0.05 0.05 V V DD = 10V 0.05 0.05 0.05 V V DD = 15V 0.05 0.05 0.05 V V OH HIGH Level Output I O < 1 µa Voltage V DD = 5V 4.95 4.95 5 4.95 V V DD = 10V 9.95 9.95 10 0.95 V V DD = 15V 14.95 14.95 15 14.95 V V T Negative-Going Threshold V DD = 5V, V O = 4.5V 0.7 2.0 0.7 1.4 2.0 0.7 2.0 V Voltage V DD = 10V, V O = 9V 1.4 4.0 1.4 3.2 4.0 1.4 4.0 V V DD = 15V, V O = 13.5V 2.1 6.0 2.1 5.0 6.0 2.1 6.0 V V T+ Positive-Going Threshold V DD = 5V, V O = 0.5V 3.0 4.3 3.0 3.6 4.3 3.0 4.3 V Voltage V DD = 10V, V O = 1V 6.0 8.6 6.0 6.8 8.6 6.0 8.6 V V DD = 15V, V O = 1.5V 9.0 12.9 9.0 10.0 12.9 9.0 12.9 V V H Hysteresis (V T+ V T ) V DD = 5V 1.0 3.6 1.0 2.2 3.6 1.0 3.6 V Voltage V DD = 10V 2.0 7.2 2.0 3.6 7.2 2.0 7.2 V V DD = 15V 3.0 10.8 3.0 5.0 10.8 3.0 10.8 V I OL LOW Level Output V DD = 5V, V O = 0.4V 0.52 0.44 0.88 0.36 ma Current (Note 3) V DD = 10V, V O = 0.5V 1.3 1.1 2.25 0.9 ma V DD = 15V, V O = 1.5V 3.6 3.0 8.8 2.4 ma I OH HIGH Level Output V DD = 5V, V O = 4.6V 0.52 0.44 0.88 0.36 ma Current (Note 3) V DD = 10V, V O = 9.5V 1.3 1.1 2.25 0.9 ma V DD = 15V, V O = 13.5V 3.6 3.0 8.8 2.4 ma I IN Input Current V DD = 15V, V IN = 0V 0.30 10 5 0.30 1.0 µa V DD = 15V, V IN = 15V 0.30 10 5 0.30 1.0 µa Note 3: I OH and I OL are tested one output at a time. www.fairchildsemi.com 2

AC Electrical Characteristics (Note 4) T A = 25 C, C L = 50 pf, R L = 200k, t r and t f = 20 ns, unless otherwise specified Symbol Parameter Conditions Min Typ Max Units t PHL or t PLH Propagation Delay Time from V DD = 5V 220 400 ns Input to Output V DD = 10V 80 200 ns V DD = 15V 70 160 ns t THL or t TLH Transition Time V DD = 5V 100 200 ns V DD = 10V 50 100 ns V DD = 15V 40 80 ns C IN Average Input Capacitance Any Input 5 7.5 pf C PD Power Dissipation Capacity Any Gate (Note 5) 14 pf Note 4: AC Parameters are guaranteed by DC correlated testing. Note 5: C PD determines the no load ac power consumption of any CMOS device. For complete explanation see 74C Family Characteristics Application Note, AN-90. CD40106BC Switching Time Waveforms t r = t f = 20 ns Typical Applications Low Power Oscillator Note: The equations assume t 1 + t 2 >> t PHL + t PLH 3 www.fairchildsemi.com

CD40106BC Typical Performance Characteristics Typical Transfer Characteristics Guaranteed Trip Point Range Guaranteed www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted CD40106BC 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Body Package Number M14A 5 www.fairchildsemi.com

CD40106BC Hex Schmitt Trigger Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.