XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Similar documents
Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74AHC1G14; 74AHCT1G14

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74AHC1G00; 74AHCT1G00

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

The 74LVC1G02 provides the single 2-input NOR function.

The 74LV08 provides a quad 2-input AND function.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

The 74LVC1G11 provides a single 3-input AND gate.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LV32 provides a quad 2-input OR function.

74AHC2G126; 74AHCT2G126

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

Triple inverting Schmitt trigger

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74LV General description. 2. Features. 8-bit addressable latch

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

Octal bus transceiver; 3-state

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

Dual 2-to-4 line decoder/demultiplexer

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Hex inverting Schmitt trigger with 5 V tolerant input

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC238; 74HCT to-8 line decoder/demultiplexer

5-stage Johnson decade counter

74HC1G125; 74HCT1G125

The 74HC21 provide the 4-input AND function.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74LVU General description. 2. Features. 3. Applications. Hex inverter

Single Schmitt trigger buffer

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Dual buffer/line driver; 3-state

74HC2G08-Q100; 74HCT2G08-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

Low-power dual Schmitt trigger inverter

74HC132-Q100; 74HCT132-Q100

Dual JK flip-flop with reset; negative-edge trigger

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74LVC14A-Q100. Hex inverting Schmitt trigger with 5 V tolerant input

74HC30-Q100; 74HCT30-Q100

Low-power configurable multiple function gate

Low-power 2-input NAND Schmitt trigger

BCD to 7-segment latch/decoder/driver

Dual buffer/line driver; 3-state

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

Low-power buffer with voltage-level translator

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

2-input single supply translating NAND gate

74HC03-Q100; 74HCT03-Q100

74LVC1G17-Q100. Single Schmitt trigger buffer

The 74AUP2G34 provides two low-power, low-voltage buffers.

The 74LV08 provides a quad 2-input AND function.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC151-Q100; 74HCT151-Q100

74AHC14-Q100; 74AHCT14-Q100

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

4-bit magnitude comparator

The 74LVC10A provides three 3-input NAND functions.

Triple inverting Schmitt trigger with 5 V tolerant input

Low-power configurable multiple function gate

74HC153-Q100; 74HCT153-Q100

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Octal D-type transparent latch; 3-state

Temperature range Name Description Version 74LVC1G17GW -40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

The 74LVC1G11 provides a single 3-input AND gate.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

The 74AXP1G04 is a single inverting buffer.

Dual inverting Schmitt trigger with 5 V tolerant input

Dual inverting Schmitt trigger with 5 V tolerant input

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74AHC30-Q100; 74AHCT30-Q100

74HC08-Q100; 74HCT08-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Bus buffer/line driver; 3-state

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

Transcription:

Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This device is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Symmetrical output impedance High noise immunity ESD protection: HBM JESD22-114E: exceeds 2000 V MM JESD22-115-: exceeds 200 V CDM JESD22-C101C: exceeds 1000 V Low power dissipation Balanced propagation delays SOT353-1 and SOT753 package options Specified from 40 C to +125 C Wave and pulse shapers stable multivibrators Monostable multivibrators 4. Ordering information Table 1. Type number Ordering information Package Temperature range Name Description Version GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 body width 1.25 mm GV 40 C to +125 C SC-74 plastic surface-mounted package; 5 leads SOT753

5. Marking Table 2. Marking codes Type number Marking code [1] GW gf GV g14 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 6. Functional diagram Y 2 4 2 4 Y mna023 mna024 mna025 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram 7. Pinning information 7.1 Pinning n.c. 1 5 V CC 2 GND 3 4 Y 001aak132 Fig 4. Pin configuration SOT353-1 and SOT753 7.2 Pin description Table 3. Pin description Symbol Pin Description n.c. 1 not connected 2 data input GND 3 ground (0 V) Y 4 data output V CC 5 supply voltage _1 Product data sheet Rev. 01 31 ugust 2009 2 of 14

8. Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level Input L H Output Y H L 9. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V V I input voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V 20 - m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [1] - ±20 m I O output current 0.5 V < V O <V CC + 0.5 V - ±25 m I CC supply current - 75 m I GND ground current 75 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [2] - 250 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For both TSSOP5 and SC-74 packages: above 87.5 C the value of P tot derates linearly with 4.0 mw/k. 10. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0-5.5 V V O output voltage 0 - V CC V T amb ambient temperature 40 +25 +125 C _1 Product data sheet Rev. 01 31 ugust 2009 3 of 14

11. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit V OH V OL I I HIGH-level output voltage LOW-level output voltage input leakage current Min Typ Max Min Max Min Max V I = V T+ or V T ; V CC = 4.5 V I O = 50 µ 4.4 4.5-4.4-4.4 - V I O = 8.0 m 3.94 - - 3.8-3.70 - V V I = V T+ or V T ; V CC = 4.5 V I O = 50 µ - 0 0.1-0.1-0.1 V I O = 8.0 m - - 0.36-0.44-0.55 V V I = 5.5 V or GND; V CC = 0 V to 5.5 V I CC supply current V I =V CC or GND; I O = 0 ; V CC = 5.5 V I CC C I additional supply current input capacitance per input pin; V I = 3.4 V; other inputs at V CC or GND; I O = 0 ; V CC = 5.5 V - - 0.1-1.0-2.0 µ - - 1.0-10 - 40 µ - - 1.35-1.5-1.5 m - 1.5 10-10 - 10 pf _1 Product data sheet Rev. 01 31 ugust 2009 4 of 14

11.1 Transfer characteristics Table 8. Transfer characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). See Figure 7 and Figure 8. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit V T+ V T V H positive-going threshold voltage negative-going threshold voltage hysteresis voltage 12. Dynamic characteristics Min Typ Max Min Max Min Max V CC = 4.5 V - - 2.0-2.0-2.0 V V CC = 5.5 V - - 2.0-2.0-2.0 V V CC = 4.5 V 0.5 - - 0.5-0.5 - V V CC = 5.5 V 0.6 - - 0.6-0.6 - V V CC = 4.5 V 0.4-1.4 0.4 1.4 0.35 1.4 V V CC = 5.5 V 0.4-1.6 0.4 1.6 0.35 1.6 V Table 9. Dynamic characteristics GND = 0 V. For waveform see Figure 5. For test circuit see Figure 6. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit t pd C PD propagation delay power dissipation capacitance [1] t pd is the same as t PLH and t PHL. [2] Typical values are measured at V CC = 5.0 V. [3] C PD is used to determine the dynamic power dissipation P D (µw). P D =C PD V 2 CC f i + (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V. [1] Min Typ Max Min Max Min Max to Y; V CC = 4.5 V to 5.5 V [2] C L = 15 pf - 4.1 7.0 1.0 8.0 1.0 9.0 ns C L = 50 pf - 5.9 8.5 1.0 10.0 1.0 11.0 ns per buffer; V I = GND to V CC [3] - 13 - - - - - pf _1 Product data sheet Rev. 01 31 ugust 2009 5 of 14

13. Waveforms input V M t PHL t PLH Y output V M mna033 Fig 5. Measurement points are given in Table 10. The input () to output (Y) propagation delays Table 10. Measurement points Type number Input Output V I V M V M GND to 3.0 V 1.5 V 0.5 V CC V CC PULSE GENERTOR V I DUT V O RT CL mna101 Fig 6. Test data is given in Table 11. Definitions for test circuit: C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Load circuitry for switching times Table 11. Test data Type Input Load Test V I t r, t f C L 3.0 V 3.0 ns 15 pf, 50 pf t PLH, t PHL _1 Product data sheet Rev. 01 31 ugust 2009 6 of 14

13.1 Transfer characteristic waveforms V O V I V T+ V T VH V H V I V O V T V T+ mna026 mna027 Fig 7. Transfer characteristic Fig 8. The definitions of V T+, V T and V H 5 I CC (m) 4 mna404 8 I CC (m) 6 mna405 3 4 2 1 2 0 0 0 1 2 3 4 V 5 I (V) 0 2 4 V 6 I (V) Fig 9. Typical characteristics; V CC = 4.5 V Fig 10. Typical transfer characteristics; V CC = 5.5 V _1 Product data sheet Rev. 01 31 ugust 2009 7 of 14

14. pplication information The slow input rise and fall times cause additional power dissipation, which can be calculated using the following formula: P add =f i (t r I CC(V) +t f I CC(V) ) V CC where: P add = additional power dissipation (µw); f i = input frequency (MHz); t r = input rise time (ns); 10 % to 90 %; t f = input fall time (ns); 90 % to 10 %; I CC(V) = average additional supply current (µ). verage additional I CC differs with positive or negative input transitions, as shown in Figure 11. For used in relaxation oscillator circuit, see Figure 12. Note to the application information: 1. ll values given are typical unless otherwise specified. 200 mna058 I CC(V) (µ) 150 positive-going edge 100 50 negative-going edge 0 0 2 4 V 6 CC (V) Fig 11. Linear change of V I between 0.1V CC to 0.9V CC verage additional I CC _1 Product data sheet Rev. 01 31 ugust 2009 8 of 14

R C mna035 1 1 f = -- T 0.60 ------------------------ RC Fig 12. Relaxation oscillator using the _1 Product data sheet Rev. 01 31 ugust 2009 9 of 14

15. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.1 0 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-203 SC-88 EUROPEN PROJECTION ISSUE DTE 00-09-01 03-02-19 Fig 13. Package outline SOT353-1 (TSSOP5) _1 Product data sheet Rev. 01 31 ugust 2009 10 of 14

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 02-04-16 06-03-16 Fig 14. Package outline SOT753 (SC-74) _1 Product data sheet Rev. 01 31 ugust 2009 11 of 14

16. bbreviations Table 12. cronym CDM DUT ESD HBM MM bbreviations Description Charged Device Model Device Under Test ElectroStatic Discharge Human Body Model Machine Model 17. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes _1 20090831 Product data sheet - - _1 Product data sheet Rev. 01 31 ugust 2009 12 of 14

18. Legal information 18.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 18.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 18.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 18.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 19. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _1 Product data sheet Rev. 01 31 ugust 2009 13 of 14

20. Contents 1 General description...................... 1 2 Features............................... 1 3 pplications............................ 1 4 Ordering information..................... 1 5 Marking................................ 2 6 Functional diagram...................... 2 7 Pinning information...................... 2 7.1 Pinning............................... 2 7.2 Pin description......................... 2 8 Functional description................... 3 9 Limiting values.......................... 3 10 Recommended operating conditions........ 3 11 Static characteristics..................... 4 11.1 Transfer characteristics................... 5 12 Dynamic characteristics.................. 5 13 Waveforms............................. 6 13.1 Transfer characteristic waveforms........... 7 14 pplication information................... 8 15 Package outline........................ 10 16 bbreviations.......................... 12 17 Revision history........................ 12 18 Legal information....................... 13 18.1 Data sheet status...................... 13 18.2 Definitions............................ 13 18.3 Disclaimers........................... 13 18.4 Trademarks........................... 13 19 Contact information..................... 13 20 Contents.............................. 14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 31 ugust 2009 Document identifier: _1