MOS Capacitors ECE 2204

Similar documents
Lecture 12: MOS Capacitors, transistors. Context

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EECS130 Integrated Circuit Devices

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

an introduction to Semiconductor Devices

Lecture 3: CMOS Transistor Theory

EE105 - Fall 2005 Microelectronic Devices and Circuits

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

MOSFET: Introduction

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 11: MOS Transistor

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

GaN based transistors

EE105 - Fall 2006 Microelectronic Devices and Circuits

MOSFET Physics: The Long Channel Approximation

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE-305: Fall 2017 MOS Capacitors and Transistors

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

6.012 Electronic Devices and Circuits

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

MOS CAPACITOR AND MOSFET

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

MOS Transistor Theory

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

ECE 340 Lecture 39 : MOS Capacitor II

MOS Transistor I-V Characteristics and Parasitics

8. Schottky contacts / JFETs

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

MOS Transistor Properties Review

Schottky diodes. JFETs - MESFETs - MODFETs

Section 12: Intro to Devices

Lecture 22 Field-Effect Devices: The MOS Capacitor

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

Current mechanisms Exam January 27, 2012

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Classification of Solids

Semiconductor Physics fall 2012 problems

Chapter 4 Field-Effect Transistors

Class 05: Device Physics II

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Lecture 4: CMOS Transistor Theory

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Extensive reading materials on reserve, including

Metal-oxide-semiconductor field effect transistors (2 lectures)

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Integrated Circuits & Systems

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Digital Electronics Part II - Circuits

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

MOS Transistor Theory

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Long Channel MOS Transistors

FIELD-EFFECT TRANSISTORS

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

Lecture 11: J-FET and MOSFET

Chapter 6: Field-Effect Transistors

Lecture 04 Review of MOSFET

Introduction to Power Semiconductor Devices

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

ECE 342 Electronic Circuits. 3. MOS Transistors

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Lecture 6: 2D FET Electrostatics

Practice 3: Semiconductors

Lecture 12: MOSFET Devices

Transistors - a primer

Figure 1: MOSFET symbols.

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Electrical Characteristics of MOS Devices

Section 12: Intro to Devices

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

Semiconductor Physics Problems 2015

6.012 Electronic Devices and Circuits

Device Models (PN Diode, MOSFET )

Field-Effect (FET) transistors

EE 560 MOS TRANSISTOR THEORY

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Transcription:

MOS apacitors EE 2204

Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field Effect Transistor MESFET, typically fabricated with III-V semiconductors Junction Field Effect Transistor JFET, resilient to electrostatic discharge (ESD) High Electron Mobility Transistor or Modulation Doped Field Effect Transistor HEMT or MODFET, typically fabricated with III-V semiconductors Fast Reverse/Fast Recovery Epitaxial Diode FREDFET DNA Field Effect Transistor The conduction path is through a strand of DNA

Field Effect Transistors A voltage is applied to the gate of the transistor, which produces an electric field within the semiconductor. Typically, the gate current is zero. The conductivity (or resistivity) of the path between two contacts, the source and the drain, is altered by the voltage applied to the gate. Device is also known as a voltage controlled resistor.

MOS apacitor Oxide Semiconductor The operation of a metal-oxide-semiconductor is used to explain the operation of the MOSFET. In a MOSFET, the channel in the semiconductor, the oxide, and the gate metalization forms a MOS capacitor. The structure looks like a parallel plate capacitor where one of the plates is the semiconductor and the other is the gate metalization. The insulator between the parallel plates is the oxide.

MOS apacitor OX e t OX ox A e oxe o A t ox e OX = e ox e o where e ox is the relative dielectric constant of the oxide. t ox e ox

Operation of a MOS apacitor In the following analysis, it is assumed that the channel in the semiconductor is lightly doped with acceptors (i.e., p type). There are three regions of operation Accumulation (in this case, V G < 0 V) Depletion (in this case, 0 V V G V TN ) Inversion (in this case, V G V TN )

Accumulation (V G < 0 V) An electric field E is induced by the applied voltage V G. More holes are at the oxide-semiconductor interface than expected from the concentration of acceptors. Holes are attracted to interface by the negative gate voltage. Electrons are repelled towards the body contact. E V t G ox

Depletion (0 V < V G V TN ) The induced electric field E causes the concentration of holes at the oxide-semiconductor interface to be smaller than the acceptor concentration and the electron concentration to be greater than expected.

Depletion Mode apacitance The unscreened acceptors and a higher than expected electron concentration at the oxide semiconductor interface induce an electric field in the semiconductor, producing a depletion region to form. MOS S e S A W OX OX S S

Inversion (V G V TN ) The gate voltage is large enough that the concentration of electrons at the oxide-semiconductor interface is greater than the concentration of holes. The type of the semiconductor has effectively been converted from p-type to n-type. The voltage when n = p at the oxidesemiconductor interface is called the threshold voltage, V TN.

Inversion Mode apacitance A depletion region still exists in the semiconductor, but is now located between the inverted (n-type) region and the remaining p-type semiconductor. The thickness of the depletion region W is constant, even if V G increases so the magnitude of the MOS capacitance is constant. MOS S e S A W OX OX S S

MOS apacitance Is largest in the accumulation mode when V G 0 V Is smallest in the inversion mode when V G V TN Varies with V G in the depletion mode

Questions If the acceptor concentration is increased, will be threshold voltage have to increase or decrease? Do you expect the threshold voltage to increase or decrease as the temperature of the MOS capacitor is increased? an you explain how the electron and hole concentration varies with V G if the semiconductor is initially n-type instead of p-type?