Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

Similar documents
12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

Presettable Counters High-Performance Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Dual J-K Flip-Flop with Set and Reset

Octal 3-State Noninverting Transparent Latch

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

Octal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS

8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

Quad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

Programmable Timer High-Performance Silicon-Gate CMOS

KK74HC221A. Dual Monostable Multivibrator TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

Dual 4-Input AND Gate

Octal 3-State Noninverting D Flip-Flop

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

MC14060B. 14 Bit Binary Counter and Oscillator

Octal 3-State Noninverting Transparent Latch

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

Quad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

Dual 4-Input AND Gate

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

Synchronous 4 Bit Counters; Binary, Direct Reset

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

CD4024BC 7-Stage Ripple Carry Binary Counter

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

.SET-RESET CAPABILITY

74LS195 SN74LS195AD LOW POWER SCHOTTKY

Triple 3-Input NOR Gate

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

CD4021BC 8-Stage Static Shift Register

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC151 8-Channel Digital Multiplexer

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

UNISONIC TECHNOLOGIES CO., LTD U74HC164

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74FR74 74FR1074 Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

TC74HC74AP,TC74HC74AF,TC74HC74AFN

TC4013BP,TC4013BF,TC4013BFN

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

74VHC393 Dual 4-Bit Binary Counter

MM74HC157 Quad 2-Input Multiplexer

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

CD4028BC BCD-to-Decimal Decoder

IN74HC05A Hex Inverter with Open-Drain Outputs

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Excellent Integrated System Limited

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

MM74HC00 Quad 2-Input NAND Gate

74LVX273 Low Voltage Octal D-Type Flip-Flop

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC244 Octal 3-STATE Buffer

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC595 8-Bit Shift Register with Output Latches

MC14555B, MC14556B. Dual Binary to 1 of 4 Decoder/Demultiplexer


MM74HC573 3-STATE Octal D-Type Latch

MM74C175 Quad D-Type Flip-Flop

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

MM74C93 4-Bit Binary Counter

MC14521B. 24 Stage Frequency Divider

MM74HC373 3-STATE Octal D-Type Latch

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

TC74HC7292AP,TC74HC7292AF

Transcription:

TECHNICAL DATA IW027B Dual JK Flip-Flop The IW027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and traferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Reset and Set are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance. Operating oltage Range: 3.0 to 1 Maximum input current of 1 μa at 1 over full package-temperature range; 0 na at 1 and 25 C Noise margin (over full package temperature range): 1. min @ supply 2. min @. supply 2.5 min @. supply ORDERING INFORMATION IW027BN Plastic IW027BD SOIC T A = -55 to 125 C for all packages LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE Inputs Outputs PIN 16 = PIN = GND Set Reset Clock J K Q n+1 Q n+1 L H X X X L H H L X X X H L H H X X X H H L L L L No change L L H L H L L L L H L H L L H H Qn Qn X = don t care Qn+1 = State After Clock Positive Traition

IW027B MAXIMUM RATINGS * Symbol Parameter alue Unit DC Supply oltage (Referenced to GND) - to +2 IN DC Input oltage (Referenced to GND) - to + I IN DC Input Current, per Pin ± ma P D Power Dissipation in Still Air, Plastic DIP, SOIC 0** mw Package P tot Power Dissipation per Output Traistor 0 mw Tstg Storage Temperature -65 to +0 C T L Lead Temperature, 1 mm from Case for Seconds (Plastic DIP or SOIC Package) 260 C * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditio. **Derating: - Plastic DIP from -55 to +0 C - SOIC Package from -55 to +65 C - Plastic DIP: - mw/ C from +0 to +125 C - SOIC Package: : - 7 mw/ C from +65 to +125 C RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit DC Supply oltage (Referenced to GND) 3.0 1 IN DC Input oltage (Referenced to GND) 0 T A Operating Temperature, All Package Types -55 +125 C This device contai protection circuitry to guard agait damage due to high static voltages or electric fields. However, precautio must be taken to avoid applicatio of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation IN should be cotrained to the range GND IN. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or ). Unused outputs must be left open.

IW027B DC ELECTRICAL CHARACTERISTICS (oltages Referenced to GND) Guaranteed Limit Symbol Parameter Test Conditio -55 C 25 C 125 C IH Minimum High-Level Input oltage IL Maximum Low - Level Input oltage OH OL I IN I CC I OL I OH Minimum High-Level Output oltage Maximum Low-Level Output oltage Maximum Input Leakage Current Maximum Quiescent Supply Current (per Package) Minimum Output Low (Sink) Current Minimum Output High (Source) Current OUT = or - OUT =1. or - 1. OUT = or - OUT = or - OUT =1. or - 1. OUT = or - IN =GND or IL =, IH =, I O =-1µA IL =3.0, IH =7.0, I O =-1µA IL =.0, IH =11, I O =-1µA IN =GND or IL =, IH =, I O =1µA IL =3.0, IH =7.0, I O =1µA IL =.0, IH =11, I O =1µA 7 11 3.95 9.95 1.95.5 9.0 1 7 11 3.95 9.95 1.95.5 9.0 1 7 11 3.95 9.95 1.95.5 9.0 1 Unit IN = GND or 1 ±0.1 ±0.1 ± μa IN = GND or 20 IN = GND or OL =0. OL = OL = IN = GND or OH =.6 OH =2.5 OH =9.5 OH =1 2.0.0 20 0.6 1.6.2-0.6 2.0 1.6.2 2.0.0 20 1 1.3 3. -1 1.6 1.3 3. 30 60 600 0.36 2. -0.36 1. 2. μa ma ma

IW027B AC ELECTRICAL CHARACTERISTICS (C L =pf, R L = kω, Input t r =t f =20 ) Guaranteed Limit Symbol Parameter -55 C 25 C 125 C Unit f max Maximum Clock Frequency t PLH, t PHL Maximum Propagation Delay, Clock to Q or Q t PLH t PHL Maximum Propagation Delay, Set to Q or Reset to Q Maximum Propagation Delay, Set to Q or Reset to Q t TLH, t THL Maximum Output Traition Time, Any Output 12 00 170 0 12 00 170 0 1.75 6 600 260 1 600 260 1 0 30 20 00 160 C IN Maximum Input Capacitance - 7.5 pf MHz TIMING REQUIREMENTS (C L =pf, R L = kω, Input t r =t f =20 ) Guaranteed Limit Symbol Parameter -55 C 25 C 125 C Unit t w Minimum Pulse Width, Clock 10 60 0 10 60 0 2 t w Minimum Pulse Width, Set or Reset t su Minimum Data Setup Time t r, t f Maximum Input Rise or Fall Time, Clock 1 75 5 5 2 1 75 5 5 2 360 160 0 00 0 0 μs

IW027B K(J) t SU CLOCK 0.1 t LH t HL 0.1 t W Q(Q) OHCC OL t REM t PHL (t PLH ) SET (RESET) Âûõîä nq(nq) SET (RESET) RESET (SET) t W2 Q(Q) 0.1 t THL (t TLH ) U OL DD OHCC t PHL (t PLH ) Figure 1. Switching Waveforms

IW027B N SUFFIX PLASTIC (MS - 001BB) A 16 1 NOTES: G F 0.25 (0.0) M T 9 D N B C -T- K SEATING PLANE M L H J Dimeio, mm Symbol MIN MAX A 1.67 19.69 B 6. 7.11 C 5.33 D 0.36 6 F 1.1 1.7 G 2.5 H 7.62 J 0 K 2.92 3.1 L 7.62.26 M 0.20 0.36 1. imeio A, B do not include mold flash or protrusio. Maximum mold flash or protrusio 0.25 mm (0.0) per side. N 0.3 D SUFFIX SOIC (MS - 012AC) 16 A 9 Dimeio, mm Symbol. MIN MAX H B P A 9..0 B 3..00 C 1.35 1.75 1 G D 0.33 1 C R x 5 F 0.0 1.27 -T- SEATING G 1.27 D PLANE K J F M H 5.72 0.25 (0.0) M T C M J 0 K 0. 0.25 NOTES: M 0.19 0.25 1.Dimeio A and B do not include mold flash or protrusion. 2.Maximum mold flash or protrusion 0. mm (0.006) per side for A, for P 5. 6.20 B - 0.25 mm (0.0) per side. R 0.25 0