Lecture 10: 09//25/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction to Digital Electronics Andrew R. Neureuther

Similar documents
Lecture 8: 09/18/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction Digital Electronics Andrew R. Neureuther

New Students Day Activity

Boole Algebra and Logic Series

Logic Gates and Boolean Algebra

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

Digital Fundamentals

Chapter 2. Digital Logic Basics

LOGIC GATES (PRACTICE PROBLEMS)

Lecture 1. Notes. Notes. Notes. Introduction. Introduction digital logic February Bern University of Applied Sciences

Algebraic Methods for the Analysis and Synthesis

Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Homework 5. This homework is due February 29, 2016, at Noon.

EEE130 Digital Electronics I Lecture #4

10/14/2009. Reading: Hambley Chapters

Lecture 9: Digital Electronics

LOGIC GATES A Y=A+B. Logic symbol of OR gate B The Boolean expression of OR gate is Y = A + B, read as Y equals A 'OR' B.

Part 5: Digital Circuits

1. Review of Circuit Theory Concepts

Digital Logic (2) Boolean Algebra

CHAPTER 3 LOGIC GATES & BOOLEAN ALGEBRA

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

Having read this workbook you should be able to: design a logic circuit from its Boolean equation or truth table.

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

4 Switching Algebra 4.1 Axioms; Signals and Switching Algebra

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Menu. Let s logically analyze a simple paragraph:

ENGR 303 Introduction to Logic Design Lecture 3. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

CprE 281: Digital Logic

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

. T SHREE MAHAPRABHU PUBLIC SCHOOL & COLLEGE NOTES FOR BOARD EXAMINATION SUBJECT COMPUTER SCIENCE (Code: 083) Boolean Algebra

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Why digital? Overview. Number Systems. Binary to Decimal conversion

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

EGC221: Digital Logic Lab

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Lecture 3. Title goes here 1. level Networks. Boolean Algebra and Multi-level. level. level. level. level

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA (CONT.)

Floating Point Representation and Digital Logic. Lecture 11 CS301

1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output.

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

CSE 20 DISCRETE MATH. Fall

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Unit 8A Computer Organization. Boolean Logic and Gates

Lecture 3: Boolean Algebra

Section 1A. Introduction & Basic Principles. Engineering Areas

Combinational Logic Design Principles

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Logic Design Combinational Circuits. Digital Computer Design

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

LECTURE 28. Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State

Computer Organization: Boolean Logic

Chapter 2 Combinational Logic Circuits

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Goals for Lecture. Binary Logic and Gates (MK 2.1) Binary Variables. Notation Examples. Logical Operations

Slides for Lecture 19

Chapter 2: Switching Algebra and Logic Circuits

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

NAND, NOR and XOR functions properties

Binary Logic and Gates

12/31/2010. Overview. 05-Boolean Algebra Part 3 Text: Unit 3, 7. DeMorgan s Law. Example. Example. DeMorgan s Law

CS 226: Digital Logic Design

HW1 graded review form? HW2 released CSE 20 DISCRETE MATH. Fall

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

Lecture 7: September 19th, The following slides were derived from those prepared by Professor Oldham for EE40 in Fall 01. Version Date 9/19/01

Combinational Logic Trainer Lab Manual

Intro To Digital Logic

COMP2611: Computer Organization. Introduction to Digital Logic

ITTC Introduction to Digital Logic Design The University of Kansas EECS 140 / 141 Summary

Digital Design 2. Logic Gates and Boolean Algebra

L2: Combinational Logic Design (Construction and Boolean Algebra)

Boolean Logic Prof. James L. Frankel Harvard University. Version of 3:20 PM 29-Aug-2017 Copyright 2017, 2016 James L. Frankel. All rights reserved.

Topic 4. The CMOS Inverter

Lecture 2. Logic Compound Statements Conditional Statements Valid & Invalid Arguments Digital Logic Circuits. Reading (Epp s textbook)

Total Time = 90 Minutes, Total Marks = 100. Total /10 /25 /20 /10 /15 /20

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Theorem/Law/Axioms Over (.) Over (+)

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

CMSC 313 Lecture 16 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

Experiment 7: Magnitude comparators

EC-121 Digital Logic Design

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Lecture #3. Review: Power

Gates and Flip-Flops

Implementation of Boolean Logic by Digital Circuits

Logic Gate Level. Part 2

Computer organization

CIRCUITS AND ELECTRONICS. The Digital Abstraction

EE100Su08 Lecture #9 (July 16 th 2008)

Sequential Logic (3.1 and is a long difficult section you really should read!)

EE40 KVL KCL. Prof. Nathan Cheung 09/01/2009. Reading: Hambley Chapter 1

Transcription:

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 EECS 42 Introduction to Digital Electronics ndrew R. Neureuther Lecture # Prof. King: asic Digital locks 2 Min Quiz asic Circuit nalysis and Transients Logic Functions, Truth Tables Circuit Symbols, Logic from Circuit Schwarz and Oldham.,.2 393-42 Midterm /2: Lectures # -9: 4 Topics See slide 2 Length/Credit Review T http://inst.eecs.erkeley.edu/~ee42/ Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 First Midterm Exam: Topics asic Circuit nalysis (KVL, KCL) Equivalent Circuits and Graphical Solutions for Nonlinear Loads Transients in Single Capacitor Circuits Node nalysis Technique and Checking Solutions Exam is in class 9:4-:45 M, Closed book, Closed notes, ring a calculator, Paper provided Copyright 23, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 23 Logic Functions Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logic Expression : To create logic values we will define True, as oolean and False, as oolean. Moreover we can associate a logic variable with a circuit node. Typically we associate logic with a high voltage (e.g. 2V) and and logic with a low voltage (e.g. V). Example: The logic variable H is true (H=) if ( and and C are ) or T is true (logic ), where all of,,c and T are also logical variables. Logic Statement: H = if and and C are or T is. We use dot to designate logical and and + to designate logical or in switching algebra. So how can we express this as a oolean Expression? oolean Expression: H = ( C) + T Note that there is an order of operation, just as in math, and ND is performed before OR. Thus the parenthesis are not actually required here. Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logical Expressions Standard logic notation : ND: OR : dot + sign Examples: X = ; Y = C Examples: W = + ; Z = ++C NOT: bar over symbol for complement Example: Z = With these basic operations we can construct any logical expression. Order of operation: NOT, ND, OR (note that negation of an expression is performed after the expression is evaluated, so there is an implied parenthesis, e.g. means ( ). Copyright 23, Regents of University of California 2

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logic Function Example oolean Expression: H = ( C) + T This can be read H= if ( and and C are ) or T is, or H is true if all of,,and C are true, or T is true, or The voltage at node H will be high if the input voltages at nodes, and C are high or the input voltage at node T is high Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Logic Function Example 2 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 You wish to express under which conditions your burglar alarm goes off (=): If the larm Test button is pressed (=) OR if the larm is Set (S=) ND { the door is opened (D=) OR the trunk is opened (T=)} oolean Expression: = + S(D + T ) This can be read = if = or S= ND (D OR T =), i.e. = if { = } or {S= ND (D OR T =)} or is true IF { is true} OR {S is true ND D OR T is true} or The voltage at node H will be high if {the input voltage at node is high} OR {the input voltage at S is high and the voltages at D and T are high} Copyright 23, Regents of University of California 3

EECS 42 Intro. Digital Electronics Fall 23 Copyright 23, Regents of University of California Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Evaluation of Logical Expressions with Truth Tables Truth Table for Logic Expression C T H H = ( C) + T EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Evaluation of Logical Expressions with Truth Tables The Truth Table completely describes a logic expression In fact, we will use the Truth Table as the fundamental meaning of a logic expression. Two logic expressions are equal if their truth tables are the same Copyright 23, Regents of University of California 4

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 The Important Logical Functions The most frequent (i.e. important) logical functions are implemented as electronic building blocks or gates. We already know about ND, OR and NOT What are some others: Combination of above: inverted ND = NND, inverted OR = NOR nd one other basic function is often used: the EXCLUSIVE OR which logically is or except not and Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 ND Some Important Logical Functions (or C) + (or + + C+ DK) ( lh OR INVERT or NOT not (or ) not ND = NND (only when and = ) not OR = NOR ( l h ) exclusive OR = XOR (only when, differ) i t Copyright 23, Regents of University of California 5

EECS 42 Intro. Digital Electronics Fall 23 Logic Gates Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 These are circuits that accomplish a given logic function such as OR. We will shortly see how such circuits are constructed. Each of the basic logic gates has a unique symbol, and there are several additional logic gates that are regarded as important enough to have their own symbol. The set is: ND, OR, NOT, NND, NOR, and EXCLUSIVE OR. ND C= NND C = OR C=+ NOR C = + NOT C= EXCLUSIVE OR Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Logic Circuits Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 With a combination of logic gates we can construct any logic function. In these two examples we will find the truth table for the circuit. X Y C It is helpful to list the intermediate logic values (at the input to the OR gate). Let s call them X and Y. Now we complete the truth tables for X and Y, and from that for C. (Note that X = and Y = and finally C = X + Y) X Y C Interestingly, this is the same truth table as the EXCLUSIVE OR Copyright 23, Regents of University of California 6

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 EECS 42 Introduction to Digital Electronics ndrew R. Neureuther Lecture # Prof. King: asic Digital locks 2 Min Quiz asic Circuit nalysis and Transients Logic Functions, Truth Tables Circuit Symbols, Logic from Circuit Schwarz and Oldham.,.2 393-42 Midterm /2: Lectures # -9: 4 Topics See slide 2 Length/Credit Review T http://inst.eecs.erkeley.edu/~ee42/ Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 First Midterm Exam: Topics asic Circuit nalysis (KVL, KCL) Equivalent Circuits and Graphical Solutions for Nonlinear Loads Transients in Single Capacitor Circuits Node nalysis Technique and Checking Solutions Exam is in class 9:4-:45 M, Closed book, Closed notes, ring a calculator, Paper provided Copyright 23, Regents of University of California

EECS 42 Intro. Digital Electronics Fall 23 Logic Functions Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logic Expression : To create logic values we will define True, as oolean and False, as oolean. Moreover we can associate a logic variable with a circuit node. Typically we associate logic with a high voltage (e.g. 2V) and and logic with a low voltage (e.g. V). Example: The logic variable H is true (H=) if ( and and C are ) or T is true (logic ), where all of,,c and T are also logical variables. Logic Statement: H = if and and C are or T is. We use dot to designate logical and and + to designate logical or in switching algebra. So how can we express this as a oolean Expression? oolean Expression: H = ( C) + T Note that there is an order of operation, just as in math, and ND is performed before OR. Thus the parenthesis are not actually required here. Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logical Expressions Standard logic notation : ND: OR : dot + sign Examples: X = ; Y = C Examples: W = + ; Z = ++C NOT: bar over symbol for complement Example: Z = With these basic operations we can construct any logical expression. Order of operation: NOT, ND, OR (note that negation of an expression is performed after the expression is evaluated, so there is an implied parenthesis, e.g. means ( ). Copyright 23, Regents of University of California 2

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Logic Function Example oolean Expression: H = ( C) + T This can be read H= if ( and and C are ) or T is, or H is true if all of,,and C are true, or T is true, or The voltage at node H will be high if the input voltages at nodes, and C are high or the input voltage at node T is high Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Logic Function Example 2 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 You wish to express under which conditions your burglar alarm goes off (=): If the larm Test button is pressed (=) OR if the larm is Set (S=) ND { the door is opened (D=) OR the trunk is opened (T=)} oolean Expression: = + S(D + T ) This can be read = if = or S= ND (D OR T =), i.e. = if { = } or {S= ND (D OR T =)} or is true IF { is true} OR {S is true ND D OR T is true} or The voltage at node H will be high if {the input voltage at node is high} OR {the input voltage at S is high and the voltages at D and T are high} Copyright 23, Regents of University of California 3

EECS 42 Intro. Digital Electronics Fall 23 Copyright 23, Regents of University of California Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Evaluation of Logical Expressions with Truth Tables Truth Table for Logic Expression C T H H = ( C) + T EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 Evaluation of Logical Expressions with Truth Tables The Truth Table completely describes a logic expression In fact, we will use the Truth Table as the fundamental meaning of a logic expression. Two logic expressions are equal if their truth tables are the same Copyright 23, Regents of University of California 4

EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 The Important Logical Functions The most frequent (i.e. important) logical functions are implemented as electronic building blocks or gates. We already know about ND, OR and NOT What are some others: Combination of above: inverted ND = NND, inverted OR = NOR nd one other basic function is often used: the EXCLUSIVE OR which logically is or except not and Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 ND Some Important Logical Functions (or C) + (or + + C+ DK) ( lh OR INVERT or NOT not (or ) not ND = NND (only when and = ) not OR = NOR ( l h ) exclusive OR = XOR (only when, differ) i t Copyright 23, Regents of University of California 5

EECS 42 Intro. Digital Electronics Fall 23 Logic Gates Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 These are circuits that accomplish a given logic function such as OR. We will shortly see how such circuits are constructed. Each of the basic logic gates has a unique symbol, and there are several additional logic gates that are regarded as important enough to have their own symbol. The set is: ND, OR, NOT, NND, NOR, and EXCLUSIVE OR. ND C= NND C = OR C=+ NOR C = + NOT C= EXCLUSIVE OR Copyright 23, Regents of University of California EECS 42 Intro. Digital Electronics Fall 23 Logic Circuits Lecture : 9//25/3.R. Neureuther Version Date 9/4/3 With a combination of logic gates we can construct any logic function. In these two examples we will find the truth table for the circuit. X Y C It is helpful to list the intermediate logic values (at the input to the OR gate). Let s call them X and Y. Now we complete the truth tables for X and Y, and from that for C. (Note that X = and Y = and finally C = X + Y) X Y C Interestingly, this is the same truth table as the EXCLUSIVE OR Copyright 23, Regents of University of California 6