MC10H Bit Arithmetic Logic Unit/ Function Generator

Similar documents
MC Bit Magnitude Comparator

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

MARKING DIAGRAMS DIP PIN ASSIGNMENT ORDERING INFORMATION FUNCTION TABLE CDIP 16 L SUFFIX CASE 620 MC10136L AWLYYWW

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

NE522 High Speed Dual Differential Comparator/Sense Amp

MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

SN74LS85MEL LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

MC74AC259, MC74ACT Bit Addressable Latch

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

MC10E163, MC100E163. 5VНECL 2-Bit 8:1 Multiplexer

SN74LS157MEL LOW POWER SCHOTTKY

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

NLSV2T Bit Dual-Supply Inverting Level Translator

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

MC100LVE VНECL 16:1 Multiplexer

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

MC74AC259, MC74ACT Bit Addressable Latch

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC14099B. 8-Bit Addressable Latches

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

V N (8) V N (7) V N (6) GND (5)

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

onlinecomponents.com

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MC14514B, MC14515B. 4 Bit Transparent Latch / 4 to 16 Line Decoder

MC454B, MC45B BLOCK DIAGRAM DECODE TRUTH TABLE (Strobe = )* DATA DATA 2 DATA 3 DATA 4 INHIBIT = PIN = PIN 2 TRANSPARENT LATCH 9 S S2 S3 8

MC74LCX138MEL. With 5 V Tolerant Inputs

MMBFJ309L, MMBFJ310L, SMMBFJ309L, SMMBFJ310L. JFET - VHF/UHF Amplifier Transistor. N Channel

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

74AC00, 74ACT00 Quad 2-Input NAND Gate

MC74LCX Low-Voltage CMOS 16-Bit Transparent Latch. With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

Is Now Part of To learn more about ON Semiconductor, please visit our website at

2N3903, 2N3904. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS. THERMAL CHARACTERISTICS (Note 1)

P2N2907ARL1G. Amplifier Transistor. PNP Silicon. These are Pb -Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS

MC14175B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

0.016 W/ C to +150 C

NTF6P02T3. Power MOSFET -6.0 Amps, -20 Volts. P-Channel SOT AMPERES -20 VOLTS R DS(on) = 44 m (Typ.)

NTMFS4833NT3G. Power MOSFET. 30 V, 191 A, Single N-Channel, SO-8 FL Features

74FST Bit Bus Switch

NTF3055L175. Power MOSFET 2.0 A, 60 V, Logic Level. N Channel SOT AMPERES, 60 VOLTS R DS(on) = 175 m

MC14049B, MC14050B. Hex Buffer

BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS

FST Bit Bus Switch

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

NGTG25N120FL2WG. IGBT - Field Stop II. 25 A, 1200 V V CEsat = 2.0 V E off = 0.60 mj

MMBV2101LT1 Series, MV2105, MV2101, MV2109, LV2209. Silicon Tuning Diodes pf, 30 VOLTS VOLTAGE VARIABLE CAPACITANCE DIODES

MC14049B, MC14050B. Hex Buffer

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

2N4921, 2N4922, 2N4923. Medium Power Plastic NPN Silicon Transistors 1.0 AMPERE GENERAL PURPOSE POWER TRANSISTORS VOLTS, 30 WATTS

NTD30N02T4G. Power MOSFET 30 Amps, 24 Volts. N Channel DPAK. 30 AMPERES 24 VOLTS R DS(on) = 11.2 m (Typ.)

MMBT5550L, MMBT5551L, SMMBT5551L. High Voltage Transistors. NPN Silicon

MC74HC244A. Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver. High Performance Silicon Gate CMOS

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

NL17SH02. Single 2-Input NOR Gate

MC10H606, MC100H606. Registered Hex TTL to PECL Translator

74VHC08 Quad 2-Input AND Gate

NGTB20N120IHRWG. 20 A, 1200 V V CEsat = 2.10 V E off = 0.45 mj

NGTB40N135IHRWG. 40 A, 1350 V V CEsat = 2.40 V E off = 1.30 mj

2N4401. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS MARKING DIAGRAM

2N5655G, 2N5657G. Plastic NPN Silicon High-Voltage Power Transistors 0.5 AMPERE POWER TRANSISTORS NPN SILICON VOLTS, 20 WATTS

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

MC14584B. Hex Schmitt Trigger

Transcription:

C0H8 4Bit Arithmetic Logic Unit/ unction Generator The C0H8 is a highspeed arithmetic logic unit capable of performing 6 logic operatio and 6 arithmetic operatio on two fourbit words. ull internal carry is incorporated for ripple through operation. Arithmetic logic operatio are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functio. Group carry propagate ( ) and carry generate ( ) are provided to allow fast operatio on very long words using a second order lookahead. The internal carry is enabled by applying a low level voltage to the mode control input (). When used with the C0H79, fullcarry lookahead, as a second order lookahead block, the C0H8 provides highspeed arithmetic operatio on very long words. This 0H part is a functional/pinout duplication of the standard ECL 0K family part with 00% improvement in propagation delay and no increase in power supply current. Improved Noise argin, 50 mv (Over Operating Voltage and Temperature Range) Voltage Compeated ECL 0K Compatible http://oemi.com CDIP L SUIX CASE 758 PDIP P SUIX CASE 7 PLCC28 N SUIX CASE 776 ARKING DIAGRAS C0H8L AWLYYWW C0H8P AWLYYWW 0H8 AWLYYWW A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week ORDERING INORATION Device Package Shipping C0H8L CDIP 5 Units/Rail C0H8P PDIP 5 Units/Rail C0H8N PLCC28 37 Units/Rail Semiconductor Components Industries, LLC, 2006 June, 2006 Rev. 8 Publication Order Number: C0H8/D

C0H8 S3 3 S2 5 7 S0 4 LOGIC DIAGRA 2 0 B0 20 A0 2 3 9 8 7 2 B2 A2 6 6 3 B3 9 8 A3 0 4 5 22 23 V CC = Pin V CC2 = Pin V EE = Pin 2 http://oemi.com 2

C0H8 2 20 8 9 6 0 9 22 23 LOGIC DIAGRA 3 5 7 4 S0 S2 S3 A0 B0 A2 B2 A3 B3 0 2 3 2 3 7 6 4 8 5 UNCTION SELECT TABLE unction Select S3 S2 S0 Logic unctio is High C = D.C. Arithmetic Operation is Low is low L L L L = A = A L L L H = A + B = A plus (A B) L L H L = A + B = A plus (A B) L L H H = Logical = A times 2 L H L L = A B = (A + B) plus 0 L H L H = B = (A + B) plus (A B) L H H L = A B = A plus B L H H H = A + B = A plus (A + B) H L L L = A B = (A + B) plus 0 H L L H = A B = A minus B minus H L H L = B = (A + B) plus (A B) H L H H = A + B = A plus (A + B) H H L L = Logical 0 = minus (two s complement) H H L H = A B = (A B) minus H H H L = A B = (A B) minus H H H H = A = A minus DIP PIN ASSIGNENT V CC V CC2 0 2 23 3 22 C N 4 2 A0 C N + 4 5 20 B0 3 6 9 2 7 8 8 7 B3 9 6 A2 A3 0 5 S2 B2 4 S0 V EE 2 3 S3 Pin assignment is for DualinLine Package. or PLCC pin assignment, see the Pin Conversion Tables on page 8 of the ON Semiconductor ECL Data Book (DL22/D). AXIU RATINGS Symbol Characteristic Rating Unit V EE Power Supply (V CC = 0) 8.0 to 0 Vdc V I Input Voltage (V CC = 0) 0 to V EE Vdc I out Output Current Continuous 50 ma Surge 00 T A Operating Temperature Range 0 to +75 C T stg Storage Temperature Range Plastic Ceramic 55 to +50 55 to +65 C C http://oemi.com 3

C0H8 ELECTRICAL CHARACTERISTICS (V EE = 5.2 V ±5.0%) (See Note.) 0 +25 +75 Characteristic Symbol in ax in ax in ax Unit Power Supply Current I E 59 45 59 ma Input Current High I inh μa Pin 22 Pi 4,23 Pi 3,5,7 Pi 0,6,8,2 Pi 9,,9,20 720 405 55 475 465 450 255 320 300 275 450 255 320 300 275 Input Current Low Pi 9, 322 I inl 0.3 μa High Output Voltage V OH.02 0.84 0.98 0.8 0.92 35 Vdc Low Output Voltage V OL.95 3.95 3.95 0 Vdc High Input Voltage V IH.7 0.84.3 0.8.07 35 Vdc Low Input Voltage V IL.95.48.95.48.95.45 Vdc. Each ECL 0H series circuit has been designed to meet the dc specificatio shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50ohm resistor to volts. AC PARAETERS AC Switching Characteristics 0 C +25 C +75 C Characteristic Symbol Input Output Conditio in ax in ax in ax Unit t+ +, t t+, t t+ +, t+, t +, t t+, t t+ +, t+, t +, t t+, t t+ +, t t+, t t+ +, t t+, t t+, t + t+, t t+ +, t + t+, t t+ +, t t+, t t+ +, t t+, t t+, t + t+, t t+ +, t+ t+, t t+, t + t+, t t +, t+ t+, t t+, t + t+, t t+, t + t+, t A0,,A2,A3 A0,,A2,A3 A0 S0,S3 S0,S3 0.6.0 0.9 A0,A2,A3, A0,A2,A3, A0,A2,A3, A0,A2,A3, S3, S3, S0, S0, S3, S3, S3, S3,,, 0.8.3 3.0 3.6 3.8 4.2 4. 3.2 0.6.0 0.9 0.8.3 3.0 3.6 3.8 4.2 4. 3.2.2 0.9 2. 2. 0.8.4 3.3 2.6 3.9 3.9 4.8 2.5 4.3 2.5 4.8 4.3 4.4 4.8 3.4 Logic high level (+. Vdc) applied to pi listed. All other input pi are left floating or tied to +0.3 Vdc. V CC = V CC2 = + Vdc, V EE = 3.2 Vdc http://oemi.com 4

C0H8 PACKAGE DIENSIONS PLCC28 N SUIX PLASTIC PLCC PACKAGE CASE 77602 ISSUE D N Y BRK B 0.007 (0.80) T L S N S U 0.007 (0.80) T L S N S D L Z 28 V W D X VIEW DD G 0.00 (0.250) S T L S N S Z A R 0.007 (0.80) T L S N S 0.007 (0.80) T L S N S H 0.007 (0.80) T L S N S C E K G G J VIEW S 0.004 (0.00) T SEATING PLANE K 0.007 (0.80) T L S N S 0.00 (0.250) S T L S N S VIEW S NOTES:. DATUS L,, AND N DETERINED WHERE TOP O LEAD SHOULDER EXITS PLASTIC BODY AT OLD PARTING LINE. 2. DIENSION G, TRUE POSITION TO BE EASURED AT DATU T, SEATING PLANE. 3. DIENSIONS R AND U DO NOT INCLUDE OLD LASH. ALLOWABLE OLD LASH IS 0.00 (0.250) PER SIDE. 4. DIENSIONING AND TOLERANCING PER ANSI Y, 982. 5. CONTROLLING DIENSION: INCH. 6. THE PACKAGE TOP AY BE SALLER THAN THE PACKAGE BOTTO BY UP TO 0.02 (0.300). DIENSIONS R AND U ARE DETERINED AT THE OUTEROST EXTREES O THE PLASTIC BODY EXCLUSIVE O OLD LASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD LASH, BUT INCLUDING ANY ISATCH BETWEEN THE TOP AND BOTTO O THE PLASTIC BODY. 7. DIENSION H DOES NOT INCLUDE DABAR PROTRUSION OR INTRUSION. THE DABAR PROTRUSION(S) SHALL NOT CAUSE THE H DIENSION TO BE GREATER THAN 0.037 (0.940). THE DABAR INTRUSION(S) SHALL NOT CAUSE THE H DIENSION TO BE SALLER THAN 0.025 (0.635). INCHES ILLIETERS DI IN AX IN AX A 0.485 0.495 2 2.57 B 0.485 0.495 2 2.57 C 0.65 0.80 4.20 7 E 0.090 0.0 9 2.79 0.03 0.09 0.33 0.48 G 0.050 BSC.27 BSC H 0.026 0.032 0.66 0.8 J 0.020 K 0.025 0.64 R 0.450 0.456.43 8 U 0.450 0.456.43 8 V 0.042 0.048.07.2 W 0.042 0.048.07.2 X 0.042 0.056.07.42 Y 0.020 0 Z 2 0 2 0 G 0.40 0.430 0.42 0.92 K 0.040.02 http://oemi.com 5

C0H8 T SEATING PLANE A 3 G E G D PL 0.25 (0.00) T A A 2 D PL 3 2 N N B K C 0.25 (0.00) T PACKAGE DIENSIONS CDIP L SUIX CERAIC DIP PACKAGE CASE 75802 ISSUE A B L P K PDIP P SUIX PLASTIC DIP PACKAGE CASE 703 ISSUE D A C T L J J PL SEATING PLANE NOTE 0.25 (0.00) T B NOTES:. DIENSIONING AND TOLERANCING PER ANSI Y, 982. 2. CONTROLLING DIENSION: INCH. 3. DIENSION L TO CENTER O LEADS WHEN ORED PARALLEL. INCHES ILLIETERS DI IN AX IN AX A.0.285 30 32.64 B 0.285 0.305 7. 7.75 C 0.60 0.200 7 5.08 D 0.05 0.02 0.38 3 0.045 0.062.4 7 G 0.00 BSC 2.54 BSC J 0.008 0.03 0.20 0.33 K 0.00 0.65 2.54 4.9 L 0.300 0.30 7.62 7.87 N 0.020 0.050.27 P 0.360 0.400 9.4 0.6 NOTES:. CHAERED CONTOUR OPTIONAL. 2. DIENSION L TO CENTER O LEADS WHEN ORED PARALLEL. 3. DIENSIONING AND TOLERANCING PER ANSI Y, 982. 4. CONTROLLING DIENSION: INCH. INCHES ILLIETERS DI IN AX IN AX A.230.265 3.25 3 B 0.250 0.270 6.35 6.85 C 0.45 0.75 3.69 4.44 D 0.05 0.020 0.38 E 0.050 BSC.27 BSC 0.040 0.060.02 2 G 0.00 BSC 2.54 BSC J 0.007 0.02 0.8 0.30 K 0.0 0.40 2.80 3.55 L 0.300 BSC 7.62 BSC 0 5 0 5 N 0.020 0.040.0 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, coequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specificatio can and do vary in different applicatio and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any licee under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applicatio intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless agait all claims, costs, damages, and expees, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INORATION LITERATURE ULILLENT: Literature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 8027 USA Phone: 303675275 or 8003443860 Toll ree USA/Canada ax: 303675276 or 8003443867 Toll ree USA/Canada Email: orderlit@oemi.com N. American Technical Support: 8002829855 Toll ree USA/Canada Europe, iddle East and Africa Technical Support: Phone: 42 33 790 290 Japan Customer ocus Center Phone: 8357733850 http://oemi.com 6 ON Semiconductor Website: www.oemi.com Order Literature: http://www.oemi.com/orderlit or additional information, please contact your local Sales Representative C0H8/D