Advanced testing using real life evaluation and statistical data analysis

Similar documents
IPC-TM-650 TEST METHODS MANUAL

Delamination, Causes and Cures?

WHITE PAPER REPORT :

Impact of BGA Warpage on Quality. Mike Varnau

Reliability Analysis of Moog Ultrasonic Air Bubble Detectors

Sherlock Tutorial Plated Through Hole (PTH) Fatigue Analysis

Pb-Free Reflow, PCB Degradation, and the Influence of Moisture Absorption

Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards

Understanding Integrated Circuit Package Power Capabilities

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution

IPC-TM-650 TEST METHODS MANUAL

An Improved Laminate for Embedded Capacitance Applications

Reliability Qualification Report

Microsemi Power Modules. Reliability tests for Automotive application

CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading

Memory Thermal Management 101

Understanding Integrated Circuit Package Power Capabilities

Four-point bending cycling as alternative for Thermal cycling solder fatigue testing

Influence of Plating Quality on Reliability of Microvias

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias

IPC-TM-650 TEST METHODS MANUAL

Resonance Reduction In PCBs Utilising Embedded Capacitance

1 INTRODUCTION 2 SAMPLE PREPARATIONS

Life Cycle Analysis of a SpaceCube Printed Circuit Board Assembly Using Physics of Failure Methodologies

Quality and Reliability Report

Chapter 11. Reliability of power module

Product Data Sheet PD-0053-A

A Sample Durability Study of a Circuit Board under Random Vibration and Design Optimization

As strong as the weakest link:

JEDEC STANDARD. Early Life Failure Rate Calculation Procedure for Semiconductor Components. JESD74A (Revision of JESD74, April 2000) FEBRUARY 2007

xr SiC Series 1200 V Schottky Diode Platform 15A, 10A, 5A / 30A, 20A

KINECTRICS NORTH AMERICA INC. TEST REPORT FOR 774-KCMIL 3M TM COMPOSITE CONDUCTOR

TEST REPORT (Self-Tested Data)

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints

TEST REPORT (Self-Tested Data)

2004 Q3 RELIABILITY REPORT TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM

Table 1 Test Specimens Qty Part Number Test Specimen Attributes

Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance

Reliability analysis of different structure parameters of PCBA under drop impact

DEVELOPMENT OF IMPROVED METHODS FOR CHARACTERISING THE CURE OF COMPOSITE MATERIALS

TECHNICAL INFORMATION

A Method of Determining the Equivalent Thermal Conductivity of a Conductive Printed Wiring Board (PWB) Layer with a Quasi-Random Circular Hole Pattern

Nordson MARCH Concord, CA, USA

CHAPTER 8 FATIGUE LIFE ESTIMATION OF ELECTRONIC PACKAGES SUBJECTED TO DYNAMIC LOADS

DATA SHEET SURFACE-MOUNT CERAMIC MULTILAYER CAPACITORS C-Array: Class 2, X7R 16/25/50 V size 0612 (4 0603) Product Specification Jul 21, 2003 V.

Reliability of Technical Systems

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE

SMD Switch SI-C3436A General specification. Soldering conditions Reflow Soldering condition. Standard Reel Dimensions (mm) Packing specification

Improving Power Delivery Networks (PDNs) Using Polyimide-based Thin Laminates

An Engelmaier Model for Leadless Ceramic Chip Devices with Pb-free Solder

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)

of the heat is dissipated as a result of the flow of electrical current in various conductors. In order to predict temperatures

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

PRODUCT SPECIFICATION

Reliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance

Reliability assessment of a digital electronic board assembly using the physics-of-failure approach: a case study

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

Solder Joint Reliability Lucent X Summary Report

Prognostics implementation of electronics under vibration loading

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1

INPAQ. Specification. WIP252012S L Series. Product Name. Power Inductor. Size EIAJ Global RF/Component Solutions

2W, 2816, SL Type Low Resistance Chip Resistor (Lead / Halogen Free)

Design Guidelines for Preventing Flex Cracking Failures in Ceramic Capacitors

Qualification Test Method and Acceptance Criteria

Impact of Uneven Solder Thickness on IGBT Substrate Reliability

Product Change Notices. Subject: Apply Cu bonding wire on and AME5269 SOP-8 package

SPECIFICATION FOR APPROVAL INDEX

Flexible Termination Reliability in Stringent Environments

MODELS TO ESTIMATE PRINTED CIRCUIT BOARD FABRICATION YIELD DURING THE DESIGN STAGE

Wet Tantalum Capacitor, Button, All-Tantalum Case, -55 C to +125 C Operation

Assessment of the SMT assemblies and Improvements through Accelerated testing methods. SMTA Chapter Meeting 18 th Jan 2014, India

Available online at ScienceDirect. XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17)

NP-180R. U.L. file number E98983

AOS Semiconductor Product Reliability Report

A Quality Test Plan for Pb-Free Products. By Keith M. Sellers Managing Scientist NTS Baltimore

NP-175FR. High luminance of multi-functional epoxy contrast with copper

SPECTRUM FATIGUE LIFETIME AND RESIDUAL STRENGTH FOR FIBERGLASS LAMINATES IN TENSION

The Thermal Challenge

PREDICTION OF OPEN HOLE COMPRESSIVE FAILURE FOR QUASI-ISOTROPIC CFRP LAMINATES BY MMF/ATM METHOD

FORMULATION OF A NEW LIQUID FLUX FOR HIGH TEMPERATURE SOLDERING

Strain Measurement. Prof. Yu Qiao. Department of Structural Engineering, UCSD. Strain Measurement

Analytical Testing Services Commercial Price List ManTech International Corporation January 2018

Finite Element Analysis of Silicone Rubber Spacers Used in Automotive Engine Control Modules

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK

AOS Semiconductor Product Reliability Report

30. BREAKDOWN IN DIELECTRICS WITH DEFECTS

THE ECONOMICS OF DIE ATTACH VOIDING IN LED ASSEMBLIES

Next-Generation Packaging Technology for Space FPGAs

EARLY DETECTION OF AVALANCHE BREAKDOWN IN EMBEDDED CAPACITORS USING SPRT

Accelerated Testing Methodology for Long Term Durability of CFRP

Wet Tantalum Capacitor, Button, All-Tantalum Case, - 55 C to C Operation

ARIES: Using Annular-Ring Embedded Resistors to Set Capacitor ESR in Power Distribution Networks

WIP201610P Series Engineering Specification

TEA10402V15A0 Engineering Specification

DATA SHEET POSITIVE TEMPERATURE COEFFICIENT AC/DC POWER SUPPLY SMD0603 series

Design of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002

1. Packaging Outline Dimensions Specifications ) Absolute Maximum Ratings (Ta=25 C)... 4

Transcription:

Advanced testing using real life evaluation and statistical data analysis Jason Furlong PWB Interconnect Solutions, Inc. Ottawa, Ontario, CANADA Michael Freda Sun Microsystems, Inc. Menlo Park, California, USA 1 Abstract Increasing complexity and shrinking lead-time are reducing the time available for system level qualification and reliability testing. These increased time-pressures to qualify materials, processes, PWB vendors and/or products are requiring the electronics industry to modify their testing methodologies and apply alternative statistical analysis techniques. In order to correlate the statistical data with end use environment conditions we first need to understand the realities of the problems: Is it effective to compare two products to the same pass/fail criteria when their end use environment temperatures differ by 50 C? Is it realistic to take accelerated testing data and statistically predict the life expectancy at a given products operating temperature? To answer these questions is the goal of this study. The ability to extrapolate acceleration factors is determined by gradually increasing the levels of stress in the product, in-conjunction with advanced statistical analysis. This approach enables the ability to: 1) Calculate an acceleration factor that enables us to predicted product life, at the system operating temperature, 2) Accelerate the time to results in-conjunction with statistically improved confidence and accuracy. The goal is to use accelerated temperature cycling to characterize life, allowing the electronics industry to better tailor Pass/Fail criteria to their products, giving them enhanced predictability for reliability in field life. 2 Introduction The traditional method for reliability testing of Printed Wiring Boards (PWB) has used thermal stress (air-to-air) oven cycling, as the industry standard. However, due to the inherent drawbacks with this test methodology (extended time per cycle/test, limited upper temperature, difficulties with real time resistance monitoring and grouped failed data) the test method selected for this study was Interconnect Stress Testing (IST).

The IST Technology is available from PWB Interconnect Solutions Inc. This technology uses a test vehicle (coupon) which consists of two independent circuits. The first, Sense Circuit, is constructed to measure the reliability of Plated through holes (PTH) barrel, this interconnect was the primary structure evaluated in this study. The second, Power Circuit, consists of internal interconnections between the copper foils and the PTH barrels. The power circuit is also used to homogenously heat the coupon from the inside out, by passing DC current through specifically designed circuits, which match the heating conditions created during component assembly and product operation much more accurately than air to air heating methods. Throughout IST testing both circuits are continually monitored until a preset level of electrical degradation (structural damage) is achieved, at which point the temperature cycling for each individual coupon is suspended. More Information on the IST test methodology and principles can be found at www.pwbcorp.com The overall approach used certain thermal conditions to determine an Acceleration factors the primary factors were two-fold. First, the coupons were preconditioned, which is a process used to simulate surface mount assembly and potential rework procedures. In this process a current is calculated and when applied to the test vehicle produces a thermal cycle of 3 minutes to a given temperature. For this experiment the coupons were preconditioned to 230 C, this was repeated for 6 cycles. Second, the coupons were IST cycled at various elevated temperature levels, until structural failure occurred. All of the IST coupons in this study exhibit a high aspect ratio and were constructed from a high glass transition (Tg) aromatic pheonolic cured non-dicyandiamide base material. 2.1 Coupon Descriptions All coupons in this study were constructed with a standard IST coupon design file, laminated with 28 layers, which measured 3.8mm (.155 ) thick. The following table (1) gives a brief description of the design variables tested. Table: 1 Coupon Drilled Identification # Hole Size 35/66.35mm/.66 mm (0138 &.026 ) Pitch / Grid Size 1.5 mm (.060 ) Aspect Ratio 11 to 1 6 to 1 30.30 mm (.012 ) 1.0 mm (.040 ) 12 to 1 35.35mm (.0138 ) 1.0 mm (.040 ) 11 to 1 45.45mm (.0177 ) 1.0 mm (.040 ) 9 to 1

The PWB coupons were fabricated in panel form by one of Sun Microsystems s approved supplier facilities. Each test panel has a total of 24 IST coupons, 6 for each of the 4 designs. The laminate material used was a dicyandiamide (dicy) free, Novolac based epoxy/glass. TG was verified, post build, using TMA (Thermal Mechanical Analysis) to be 165 C and with DMA (Thermal Mechanical Analysis) to be 187 C. All coupons were electrolytic tin plating over copper Metallization. Other Material properties of interest are listed in the following table (2). Material Properties Table: 2 Property Measured Value Units Tg (TMA) 165 C Tg (DMA) 187 C αcte 60 PPM/ C βcte 198 PPM/ C α Storage Modulus 15020 MPa β Storage Modulus 1030 MPa α Loss Modulus 114 MPa β Loss Modulus 20 MPa α = Measured before Tg β = Measured after Tg

Sample: Sun STD 5 Size: 4.0601 mm Method: PWB Reid Protocol 15000 TMA File: \\Tmacontrol\TA\Data\TMA\J0464.002 Run Date: 22-May-03 10:27 Instrument: 2940 TMA V2.4E 200 10000 197.71 C Alpha=204.6µm/m C 150 Dimension Change (ppm) 5000 164.29 C 42.18min 100 Temperature ( C) 0 55.24 C 126.78 C Alpha=59.19µm/m C 50-5000 0 25 30 35 40 45 50 Time (min) Universal V3.6C TA Instruments

Sample: Sun Size: 35.0000 x 5.4000 x 3.8300 mm Method: Temperature Ramp 20000 15000 Instrument: DMA Q800 V5.1 Build 92 Clamp: Dual Cantilever Geometry: Rectangular (Length, Width, Thickness) Module Type: DMA Run Date: 04-Feb-04 15:13 Sample: Sun Size: 35.0000 x 5.4000 x 3.8300 mm Tg Tan Delta = 187C DMA File: \\...\Data\DMA\PWB DATA Files\J0464.003 Operator: PR Run Date: 04-Feb-04 15:13 Instrument: DMA Q800 V5.1 Build 92 187.09 C 0.3 2000 1500 Storage Modulus (MPa) 10000 2.16min 28.04 C 0.007378 15021MPa Tan Delta 0.2 1000 Loss Modulus (MPa) 5000 1.98min 27.72 C 0.007601 114.2MPa 98.91min 221.33 C 0.03451 1028MPa 102.18min 227.88 C 0.02004 20.79MPa 0 0 0 50 100 150 200 250 Temperature ( C) Universal V3.9A TA Instruments 0.1 500 2.2 Test description All test completed followed IPC-TM-650, # 2.6.26, DC Current Induced Thermal Cycling Test. The testing protocol required that all coupons were cycled 6 times from ambient to 230 C, in 3 minutes. This preconditioning step is performed to simulate assembly and rework. Each design type was randomly grouped into one of three test sets. The three test conditions consisted of temperature cycling from ambient to 130 C, 150 C and 170 C. These test temperatures were selected to give a range near or below the material Tg. For this study one of the objectives was to keep a constant/similar thermal coefficient of expansion (TCE) thereby simplifying the temperature Vs strain relationship. The IST testing protocol is automated; the only variable changed was the maximum test temperature for each specific test group. The failure criterion, for the power and sense circuits was set at a 10% increase in resistance throughout the entire test and during each individual temperature cycle. Further information on IST testing can be found at www.pwbcorp.com.

2.3 Analysis Methods The distribution used to analyze the data was a two parameter Weibull. The Weibull distribution is one of the most commonly used and accepted distributions in the field of reliability engineering. Weibull distribution is known as a lifetime distribution because of its ability to describe failure characteristics that follow the bathtub curve (infant mortality, useful life and wear out). The region of this relationship that we are interested in, for this study, is wear out, which in the case of a PTH is fatigue failure of the barrel, specifically barrel cracking, refer to picture 1. Picture 1 The method chosen for the accelerated life data analysis was an Inverse Power Law Relationship. This model approach was chosen as a best fit to the failure mode experienced with these test vehicles, which was copper fatigue in the PTH barrel. Using this model we want to mathematically relate the results at our three test temperatures, 130 C, 150 C 170 C. Once we have found the accelerated relationship between these three levels of stress we will use this analysis to predict results at other levels of stress.

3.0 Results All of the following graphs were generated using Inverse Power Law-Stress Relationships, with a Weibull distribution. The Temperature Delta is difference between 23 C and the maximum temperature. The use stress was set to C (85 C peak temp). The Life unit is the number of IST cycles to fail, represented by 10% degradation in the sense side resistance (PTH barrel) for the given coupon. The Sense circuit in these coupons is design to measure the amount of barrel fatigue. The Power circuit is designed to detect Post interconnect separation. In these results there was not a significant amount of damage to the interconnects, all coupons failed for barrel cracks.

3.1 Life vs Stress Graph 1 Life vs Stress 1.00E+7 35/66 1.00E+6 F=19 S=1 30 IST Cycles To Fail 1.00E+5 10000.00 F=16 S=4 35 F=20 S=0 45 1000.00 F=20 S=0 100.00 10.00 100.00 300.00 Temperature Delta Jason Furlong PWB The above Life Vs Stress in graph 1, show a comparison of all four design configurations. An analysis of the graph shows that the performance order is, from best to worst, coupon 45, 35/66, 35 and 30. This result follows both aspect ratio and the pitch size, in an expected manner. However we also see that at high stress levels, about 130 (~150 C) the data starts to converge for these samples, emphasizing the need for acceleration factor analyses.

3.2 Weibull plots for the use stress The following four graphs represent the predicted results for each design at there use temperature of (85C peak temp) with a 90% confidence bound. Graph 2 Use Level Probability Weibull 99.00 90.00 35/66 F=19 S=1 CL: 90.00% 2 Sided-B Reliability [T2] 50.00 Cumulative Failure 10.00 5.00 1.00 Jason Furlong Company 10000.00 1.00E+5 1.00E+6 1.00E+7 IST Cycles To Fail Beta=3.4280, K=2.4977E-21, n=8.4640 Above are the predicted Stress Vs Life Graphs for the coupon 35/66.

Graph 3 Use Level Probability Weibull 99.00 90.00 30 F=16 S=4 CL: 90.00% 2 Sided-B Reliability [T2] 50.00 IST Cycles To Fail 10.00 5.00 1.00 Jason Furlong PWB 10000.00 1.00E+5 1.00E+6 1.00E+7 Temperature Delta Beta=3.8469, K=1.1189E-17, n=6.7085 Above are the predicted Stress Vs Life Graphs for the coupon 30.

Graph 4 Use Level Probability Weibull 99.00 90.00 35 F=20 S=0 CL: 90.00% 2 Sided-B Reliability [T2] 50.00 Cumulative Failure 10.00 5.00 1.00 Jason Furlong PWB 10000.00 1.00E+5 1.00E+6 1.00E+7 IST Cycles To Fail Beta=5.2051, K=1.3760E-19, n=7.6142 Above are the predicted Stress Vs Life Graphs for the coupon 35.

Graph 5 Use Level Probability Weibull 99.00 90.00 IPL/Weib TV28010B-HASL F=20 S=0 CL: 90.00% 2 Sided-B Reliability [T2] 50.00 Cumulative Failure 10.00 5.00 1.00 Jason Furlong PWB 10000.00 1.00E+5 1.00E+6 1.00E+7 IST Cycles To Fail Beta=4.5366, K=4.7763E-24, n=9.38 Above are the predicted Stress Vs Life Graphs for the coupon 45.

The following is the predicted results for all designs plotted together. Graph 6 Use Level Probability Weibull Cumulative Failure 99.00 90.00 50.00 10.00 35/66 F=19 S=1 30 F=16 S=4 35 F=20 S=0 45 F=20 S=0 5.00 1.00 10000.00 1.00E+5 1.00E+6 1.00E+7 IST Cycles To Fail Jason Furlong PWB Again A visual analysis of the graph shows that the performance order is, from best to worst, coupon 45, 35/66, 35, 30. This result also follows both aspect ratio and the pitch size, in an expected manner. As can also be seen the data points are a good fit to the line of fit.

3.3 Acceleration factors Graph 7 Acceleration Factor vs Stress Acceleration Factor 8.00E+4 6.40E+4 4.80E+4 3.20E+4 35/66 F=19 S=1 30 F=16 S=4 35 F=20 S=0 45 F=20 S=0 1.60E+4 0 10.00 60.00 110.00 160.00 210.00 260.00 Temperature Delta Jason Furlong PWB The above graph shows a visual representation of the calculated Acceleration factors. The acceleration factors are a ratio between the use temperature and the accelerated test temperature. The use of this acceleration factor method gives us the advantage of accelerated test times while still being able to relate the results to a lower test temperature. This lower test temperature could be the field temperature of a product or the test temperature of a historical baseline. The graph is Stress, which is degrees Kelvin, VS Acceleration Factor. From the graph one could analysis data as follows:

If we assume a minimum of 10,000 IST cycles, at a use temperature 85 C, what is our minimum number of cycles at a higher test temperature with these designs? At 150 C our results are: Coupon # Acceleration Min Cycles at 150 Time to results Factor degrees 35/66 432 24 2 hrs 30 122 82 7 hrs 35 235 43 4 hrs 45 993 10 1 hr At 170 C our results are: Coupon # Acceleration Min Cycles at 170 Time to results Factor degrees 35/66 1490 7 1 hr 30 327 31 3 hrs 35 715 14 1.5 hrs 45 4056 3 0.5 hrs 4 Conclusions With this technique we achieve faster time-to-fail results. The faster results could be used to either reduce lead times or increase sample sizes. Increased sample size will lead to more statically valid results and predictions. Once the acceleration analysis is complete for a given produce we could model its performance at different temperatures. This model could be used to predict the influence of temperature on field life and how a change of use temperature would in turn affect field life. The analysis could also be used to calculate the use temperature that must be achieved to result in a given reliability. The results of the type of analysis will lead enable us to set more precise pass/fail criteria when using The IST Technology. 5 Future Works Investigate most the analysis of acceleration will be effected by testing above Tg to predict a result below Tg. Use acceleration analysis to determine more precise customer/product specific pass/fail criteria for The IST Technology. Study the impact of assembly and rework on the life of a coupon.

6 Acknowledgements This work would not be possible without the equipment and technical knowledge of the personnel at PWB Interconnect Solutions, especially Bill Birch, Neil Copeman and Paul Reid. We would also like to thank the people at ReliaSoft for their advice and help. Michael Freda, Interconnect Specialist Sun Microsystems, Inc., Scalable Systems Group, Central Engineering, 15 Network Circle, UMPK15-103, Menlo Park, CA 95037, USA (Michael.Freda@Sun.COM). Mr. Freda has over 25 years experience in the electronics industry with the majority of that experience working in PCB fabrication. He has worked in start-up companies, at major OEMs, in the semiconductor packaging industry, and in semiconductor substrate fabrication in jobs ranging from product/process development, Engineering Management, Manufacturing Management, and Marketing. Mr. Freda has a BS in Applied Mathematics and Chemistry (ACS) from the University of Wisconsin and a MBA from the University of Minnesota. Mike currently works at Sun Microsystems supporting Sun's high-end server systems where he has been awarded five patents and has four patents pending. Jason Furlong, IST Systems Engineer PWB Interconnect Solutions, Inc., 235 Stafford Road West, Unit 103, Nepean, Ontario K2H 9C1, Canada (Jason.Furlong@pwbcorp.com). Mr. Furlong has three years experience in the electronics industry with the majority in IST Technology, product development, and statistical analysis software. Mr. Furlong has a Bachelors Degree in Electrical Engineering from the Memorial University of Newfoundland, Canada. 7 References (1) Jay L. Devore, 1995, Probability and Statistics for Engineering and the Sciences Fourth Edition, Brooks/Cole Publishing Company (2) IPC-Test Manual TM 650, Number 2.6.26, Subject DC Current Induced Thermal Cycling Test (3) Accelerated Life Testing Reference at www.weibull.com (4) Life Data Analysis Reference at www.weibull.com