DM7490A Decade and Binary Counter

Similar documents
DM74LS90/DM74LS93 Decade and Binary Counters

DM5490 DM7490A DM7493A Decade and Binary Counters

DM74LS90 DM74LS93 Decade and Binary Counters

DM7404 Hex Inverting Gates

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

DM Bit Addressable Latch

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter


DM7446A, DM7447A BCD to 7-Segment Decoders/Drivers

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM74LS02 Quad 2-Input NOR Gate

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

CD4024BC 7-Stage Ripple Carry Binary Counter

DM74LS08 Quad 2-Input AND Gates

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4028BC BCD-to-Decimal Decoder

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4013BC Dual D-Type Flip-Flop

DM74LS670 3-STATE 4-by-4 Register File

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS05 Hex Inverters with Open-Collector Outputs

CD4028BC BCD-to-Decimal Decoder

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74C93 4-Bit Binary Counter

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop


74F175 Quad D-Type Flip-Flop

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

MM74C85 4-Bit Magnitude Comparator

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

DM7442A BCD to Decimal Decoders

74F194 4-Bit Bidirectional Universal Shift Register

74LS393 Dual 4-Bit Binary Counter

74F174 Hex D-Type Flip-Flop with Master Reset

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74F30 8-Input NAND Gate

74F379 Quad Parallel Register with Enable

MM74C906 Hex Open Drain N-Channel Buffers

74F109 Dual JK Positive Edge-Triggered Flip-Flop

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74C14 Hex Schmitt Trigger

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

74F537 1-of-10 Decoder with 3-STATE Outputs

MM74C175 Quad D-Type Flip-Flop

CD40106BC Hex Schmitt Trigger

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74F153 Dual 4-Input Multiplexer

CD4021BC 8-Stage Static Shift Register

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74F139 Dual 1-of-4 Decoder/Demultiplexer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC139 Dual 2-To-4 Line Decoder

MM74C14 Hex Schmitt Trigger

MM74C73 Dual J-K Flip-Flops with Clear and Preset

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC154 4-to-16 Line Decoder

MM74HCT08 Quad 2-Input AND Gate

MM74C908 Dual CMOS 30-Volt Relay Driver

MM74HC00 Quad 2-Input NAND Gate

74F269 8-Bit Bidirectional Binary Counter

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC08 Quad 2-Input AND Gate

Low Power Quint Exclusive OR/NOR Gate

MM74HC138 3-to-8 Line Decoder

MM74HC32 Quad 2-Input OR Gate

MM74HCT138 3-to-8 Line Decoder

CD4093BC Quad 2-Input NAND Schmitt Trigger

DM7445 BCD to Decimal Decoders/Drivers

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4528BC Dual Monostable Multivibrator

MM74HC573 3-STATE Octal D-Type Latch

MM74HC244 Octal 3-STATE Buffer

MM82C19 16-Line to 1-Line Multiplexer

74FR74 74FR1074 Dual D-Type Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop

74F Bit D-Type Flip-Flop

74VHC393 Dual 4-Bit Binary Counter

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74C912 6-Digit BCD Display Controller/Driver

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC373 3-STATE Octal D-Type Latch

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC373 3-STATE Octal D-Type Latch

74F382 4-Bit Arithmetic Logic Unit

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

Transcription:

Decade and Binary Counter General Description The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five. The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nine s complement applications. To use the maximum count length (decade or four-bit binary), the B input is connected to the Q A output. The input count pulses are applied to input A and the outputs are as described in the appropriate Function Table. A symmetrical divide-by-ten count can be obtained from the counters by connecting the Q D output to the A input and applying the input count to the B input which gives a divideby-ten square wave at output Q A. Features Typical power dissipation 145 mw Count frequency 42 MHz August 1986 Revised July 2001 DM7490A Decade and Binary Counter Ordering Code: Order Number Package Number Package Description DM7490AN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Connection Diagram 2001 Fairchild Semiconductor Corporation DS006533 www.fairchildsemi.com

Function Tables BCD Count Sequence (Note 1) Count Q D Q C Q B Q A 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 L H L H 6 L H H L 7 L H H H 8 H L L L 9 H L L H Logic Diagram BCD Bi-Quinary (5-2) (Note 2) Count Q A Q D Q C Q B 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 H L L L 6 H L L H 7 H L H L 8 H L H H 9 H H L L Reset/Count Function Table Reset Inputs R0(1) R0(2) R9(1) R9(2) Q D Q C Q B Q A H H L X L L L L H H X L L L L L X X H H H L L H X L X L COUNT L X L X COUNT L X X L COUNT X L L X COUNT H = HIGH Level L = LOW Level X = Don t Care Note 1: Output QA is connected to input B for BCD count. Note 2: Output QD is connected to input A for bi-quinary count The J and K inputs shown without connection are for reference only and are functionally at a HIGH level. www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 3) Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. DM7490A Recommended Operating Conditions Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 0.8 ma I OL LOW Level Output Current 16 ma f CLK Clock Frequency A 0 32 (Note 4) B 0 16 MHz t W Pulse Width A 15 (Note 4) B 30 ns Reset 15 t REL Reset Release Time (Note 4) 25 ns T A Free Air Operating Temperature 0 70 C Note 4: T A = 25 C and V CC = 5V. DC Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditions Min (Note 5) Max Units V I Input Clamp Voltage V CC = Min, I I = 12 ma 1.5 V V OH HIGH Level V CC = Min, I OH = Max Output Voltage V IL = Max, V IH = Min 2.4 3.4 V V OL LOW Level V CC = Min, I OL = Max Output Voltage V IH = Min, V IL = Max (Note 6) 0.2 0.4 V I I Input Current @ Max Input Voltage V CC = Max, V I = 5.5V 1 ma I IH HIGH Level V CC = Max A 80 Input Current V I = 2.7V Reset 40 µa B 120 I IL LOW Level V CC = Max A 3.2 Input Current V I = 0.4V Reset 1.6 ma B 4.8 I OS Short Circuit Output Current V CC = Max (Note 7) 18 57 ma I CC Supply Current V CC = Max (Note 8) 29 42 ma Note 5: All typicals are at V CC = 5V, T A = 25 C. Note 6: Q A outputs are tested at I OL = Max plus the limit value of I IL for the B input. This permits driving the B input while maintaining full fan-out capability. Note 7: Not more than one output should be shorted at a time. Note 8: I CC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded. 3 www.fairchildsemi.com

AC Switching Characteristics at V CC = 5V and T A = 25 C From (Input) R L = 400Ω, C L = 15 pf Symbol Parameter Units To (Output) Min Max f MAX Maximum Clock A to Q A 32 Frequency B to Q B 16 MHz A to Q A 16 ns A to Q A 18 ns A to Q D 48 ns A to Q D 50 ns B to Q B 16 ns B to Q B 21 ns B to Q C 32 ns B to Q C 35 ns B to Q D 32 ns B to Q D 35 ns SET-9 to Q A, Q D 30 ns SET-9 to Q B, Q C 40 ns SET-0 Any Q 40 ns www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted DM7490A Decade and Binary Counter 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 5 www.fairchildsemi.com