74AHC123A; 74AHCT123A

Similar documents
74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC30-Q100; 74HCT30-Q100

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

2-input EXCLUSIVE-OR gate

74HC32-Q100; 74HCT32-Q100

74AHC30-Q100; 74AHCT30-Q100

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

Hex inverter with open-drain outputs

74AHC14-Q100; 74AHCT14-Q100

74HC08-Q100; 74HCT08-Q100

The 74LVC10A provides three 3-input NAND functions.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

The 74LV08 provides a quad 2-input AND function.

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

The 74LV32 provides a quad 2-input OR function.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC2G08-Q100; 74HCT2G08-Q100

74HC03-Q100; 74HCT03-Q100

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

The 74LV08 provides a quad 2-input AND function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74LVC07A-Q100. Hex buffer with open-drain outputs

Dual buffer/line driver; 3-state

74AHC541-Q100; 74AHCT541-Q100

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC132-Q100; 74HCT132-Q100

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC1G32-Q100; 74HCT1G32-Q100

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74HC153-Q100; 74HCT153-Q100

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC1G02-Q100; 74HCT1G02-Q100

74HC151-Q100; 74HCT151-Q100

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Octal bus transceiver; 3-state

Dual buffer/line driver; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

7-stage binary ripple counter

The 74AXP1G04 is a single inverting buffer.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC107-Q100; 74HCT107-Q100

2-input single supply translating NAND gate

74HC373-Q100; 74HCT373-Q100

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC109-Q100; 74HCT109-Q100

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Triple inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74AHC2G126; 74AHCT2G126

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC259-Q100; 74HCT259-Q100

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Octal buffer/line driver; 3-state

The 74LVC1G02 provides the single 2-input NOR function.

74HC74-Q100; 74HCT74-Q100

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Low-power buffer with voltage-level translator

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Single supply translating buffer/line driver; 3-state

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Low-power triple buffer with open-drain output

Low-power configurable multiple function gate

4-bit magnitude comparator

74HC280; 74HCT bit odd/even parity generator/checker

Bus buffer/line driver; 3-state

Low-power configurable multiple function gate

74AHC1G14; 74AHCT1G14

Transcription:

Rev. 4 8 November 2011 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The are dual retriggerable monostable multivibrators with output pulse width control by three methods. The basic pulse time is programmed by selection of an external resistor (R EXT ) and capacitor (C EXT ). The external resistor and capacitor are normally connected as shown in Figure 11. Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input (n) or the active HIGH-going edge input (nb). By repeating this process, the output pulse period (nq = HIGH, nq = LOW) can be made as long as desired. lternatively an output delay can be terminated at any time by a LOW-going edge on input nrd, which also inhibits the triggering. n internal connection from nrd to the input gate makes it possible to trigger the circuit by a positive-going signal at input nrd as shown in Table 3. Figure 8 and Figure 9 illustrate pulse control by retriggering and early reset. The basic output pulse width is essentially determined by the value of the external timing components R EXT and C EXT. When C EXT 10 nf, the typical output pulse width is defined as: =R EXT C EXT where = pulse width in ns; R EXT = external resistor in k ; C EXT = external capacitor in pf. Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times. 2. Features and benefits ll inputs have a Schmitt-trigger action Inputs accept voltages higher than V CC DC triggered from active HIGH or active LOW inputs Retriggerable for very long pulses up to 100 % duty factor Direct reset terminates output pulse For 74HC123 only: operates with CMOS input levels For 74HCT123 only: operates with TTL input levels ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD22-115- exceeds 200 V CDM JESD22-C101C exceeds 1000 V Multiple package options Specified from 40 C to +85 C and from 40 C to +125 C

3. Ordering information Table 1. Type number Ordering information Package 4. Functional diagram Temperature range Name Description Version 74HC123D 74HCT123D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm 74HC123PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; 74HCT123PW body width 4.4 mm 74HC123BQ 40 C to +125 C DHVQFN16 plastic dual in-line compatible thermal enhanced 74HCT123BQ very thin quad flat package; no leads; 16 terminals; body 2.5 3.5 0.85 mm SOT109-1 SOT403-1 SOT763-1 14 6 1CEXT 2CEXT 14 15 1 2 CX RCX & 13 S 15 7 1REXT/CEXT 2REXT/CEXT 3 R 4 1 2 1B 2B 1 9 2 10 T RD Q Q 13 5 4 12 1Q 2Q 1Q 2Q 6 7 9 10 CX RCX & 5 1RD 2RD 3 11 11 R 12 001aae521 001aae522 Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet Rev. 4 8 November 2011 2 of 22

14 1CEXT 15 1REXT/CEXT 1 1B 1 2 T S RD Q Q 13 4 1Q 1Q 1RD 3 6 2CEXT 7 2REXT/CEXT 2 9 T S Q 5 2Q 2B 10 RD Q 12 2Q 2RD 11 aaa-000650 Fig 3. Functional diagram Product data sheet Rev. 4 8 November 2011 3 of 22

nrext/cext V CC RD Q R R Q CL V CC CL V CC R CL CL CL B R 001aae524 For minimum noise generation it is recommended to ground pins 6 (2CEXT) and 14 (1CEXT) externally to pin 8 (GND). Fig 4. Functional diagram Product data sheet Rev. 4 8 November 2011 4 of 22

5. Pinning information 5.1 Pinning 74HC123 74HCT123 74HC123 74HCT123 terminal 1 index area 1B 1 1 VCC 16 2 15 1REXT/CEXT 1 1 16 V CC 1RD 3 14 1CEXT 1B 2 15 1REXT/CEXT 1Q 4 13 1Q 1RD 1Q 2Q 2CEXT 3 4 5 6 14 13 12 11 1CEXT 1Q 2Q 2RD 2Q 2CEXT 2REXT/CEXT 5 12 6 GND (1) 11 7 10 8 9 2Q 2RD 2B 2REXT/CEXT GND 7 8 10 9 2B 2 GND 2 001aah067 001aah068 Transparent top view (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig 5. Pin configuration SO16, TSSOP16 Fig 6. Pin configuration DHVQFN16 5.2 Pin description Table 2. Pin description Symbol Pin Description 1 1 negative-edge triggered input 1 1B 2 positive-edge triggered input 1 1RD 3 direct reset LOW and positive-edge triggered input 1 1Q 4 active LOW output 1 2Q 5 active HIGH output 2 2CEXT 6 external capacitor connection 2 2REXT/CEXT 7 external resistor and capacitor connection 2 GND 8 ground (0 V) 2 9 negative-edge triggered input 2 2B 10 positive-edge triggered input 2 2RD 11 direct reset LOW and positive-edge triggered input 2 2Q 12 active LOW output 2 1Q 13 active HIGH output 1 1CEXT 14 external capacitor connection 1 1REXT/CEXT 15 external resistor and capacitor connection 1 V CC 16 supply voltage Product data sheet Rev. 4 8 November 2011 5 of 22

6. Functional description Table 3. Function table [1] Input Output nrd n nb nq nq L X X L H X H X L [2] H [2] X X L L [2] H [2] H L H H L H [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; = LOW-to-HIGH transition; = HIGH-to-LOW transition; = one HIGH level output pulse; = one LOW level output pulse. [2] If the monostable multivibrator was triggered before this condition was established, the pulse will continue as programmed. 7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V V I input voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V [1] 20 - m I OK output clamping current V O < 0.5 V or V O >V CC +0.5V [1] - 20 m I O output current V O = 0.5 V to (V CC +0.5V) - 25 m I CC supply current - 75 m I GND ground current 75 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C SO16 package [2] - 500 mw TSSOP16 package [3] - 500 mw DHVQFN16 package [4] - 500 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] P tot derates linearly with 8 mw/k above 70 C. [3] P tot derates linearly with 5.5 mw/k above 60 C. [4] P tot derates linearly with 4.5 mw/k above 60 C. Product data sheet Rev. 4 8 November 2011 6 of 22

8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC123 74HCT123 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 5.5 4.5 5.0 5.5 V V I input voltage 0-5.5 0-5.5 V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/ V input transition rise V CC = 3.3 V 0.3 V - - 100 - - - ns/v and fall rate V CC = 5.0 V 0.5 V - - 20 - - 20 ns/v 9. Static characteristics Table 6. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max 74HC123 V IH HIGH-level V CC = 2.0 V 1.5 - - 1.5-1.5 - V input voltage V CC = 3.0 V 2.1 - - 2.1-2.1 - V V CC = 5.5 V 3.85 - - 3.85-3.85 - V V IL LOW-level V CC = 2.0 V - - 0.5-0.5-0.5 V input voltage V CC = 3.0 V - - 0.9-0.9-0.9 V V CC = 5.5 V - - 1.65-1.65-1.65 V V OH HIGH-level V I = V IH or V IL output I O = 50 ; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V voltage I O = 50 ; V CC = 3.0 V 2.9 3.0-2.9-2.9 - V I O = 50 ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 4.0 m; V CC = 3.0 V 2.58 - - 2.48-2.40 - V I O = 8.0 m; V CC = 4.5 V 3.94 - - 3.8-3.70 - V V OL LOW-level V I = V IH or V IL output I O = 50 ; V CC = 2.0 V - 0 0.1-0.1-0.1 V voltage I O = 50 ; V CC = 3.0 V - 0 0.1-0.1-0.1 V I O = 50 ; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O = 4.0 m; V CC = 3.0 V - - 0.36-0.44-0.55 V I O = 8.0 m; V CC = 4.5 V - - 0.36-0.44-0.55 V I I input leakage current V I =5.5VorGND; V CC = 0 V to 5.5 V nrext/cext [1] - - 0.25-2.5-10.0 pins n, nb, nrd - - 0.1-1.0-2.0 Product data sheet Rev. 4 8 November 2011 7 of 22

Table 6. Static characteristics continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit I CC supply current C I input capacitance C O output capacitance 74HCT123 V IH HIGH-level input voltage V IL LOW-level input voltage V OH HIGH-level output voltage V OL I I I CC C I C O LOW-level output voltage input leakage current supply current input capacitance output capacitance Min Typ Max Min Max Min Max V I =V CC or GND; I O = 0 ; V CC =5.5V - - 4.0-40 - 80 active state (per circuit); [1] V I =V CC or GND V CC = 3.0 V - 160 250-280 - 280 V CC = 4.5 V - 380 500-650 - 650 V CC = 5.5 V - 560 750-975 - 975-5.0 10-10 - 10 pf - 4.0 - - - - - pf V CC = 4.5 V to 5.5 V 2.0 - - 2.0-2.0 - V V CC = 4.5 V to 5.5 V - - 0.8-0.8-0.8 V V I = V IH or V IL ; V CC = 4.5 V I O = 50 4.4 4.5-4.4-4.4 - V I O = 8.0 m 3.94 - - 3.8-3.70 - V V I = V IH or V IL ; V CC = 4.5 V I O = 50-0 0.1-0.1-0.1 V I O = 8.0 m - - 0.36-0.44-0.55 V nrext/cext; [1] - - 0.25-2.5-10.0 V I =5.5VorGND; V CC = 0 V to 5.5 V pins n, nb, nrd; - - 0.1-1.0-2.0 V I =V CC or GND; V CC =5.5V V I =V CC or GND; I O = 0 ; - - 4.0-40 - 80 V CC =5.5V active state (per circuit); [1] V I =V CC or GND V CC = 4.5 V - 380 500-650 - 650 V CC = 5.5 V - 560 750-975 - 975-3 10-10 - 10 pf - 4.0 - - - - - pf [1] Voltage on nrext/cext = 0.5 V CC and pin nrext/cext in OFF-state during test. Product data sheet Rev. 4 8 November 2011 8 of 22

10. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V; For test circuit see Figure 12. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max Min Max 74HC123 t pd propagation delay n and nb to nq and nq; [2] see Figure 7 V CC = 3.0 V to 3.6 V C L = 15 pf - 7.4 20.6 1.0 24.0 1.0 26.0 ns C L = 50 pf - 10.5 24.1 1.0 27.5 1.0 30.0 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 5.1 12.0 1.0 14.0 1.0 15.5 ns C L = 50 pf - 7.3 14.0 1.0 16.0 1.0 17.5 ns nrd to nq and nq; [2] see Figure 7 V CC = 3.0 V to 3.6 V C L = 15 pf - 8.2 22.4 1.0 26.0 1.0 28.0 ns C L = 50 pf - 11.7 25.9 1.0 29.5 1.0 32.0 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 5.6 12.9 1.0 15.0 1.0 16.5 ns C L = 50 pf - 8.1 14.9 1.0 17.0 1.0 19.0 ns nrd to nq and nq (reset); [2] see Figure 7 V CC = 3.0 V to 3.6 V C L = 15 pf - 6.4 15.8 1.0 18.5 1.0 20.0 ns C L = 50 pf - 9.2 19.3 1.0 22.0 1.0 24.5 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 4.4 9.4 1.0 11.0 1.0 12.0 ns C L = 50 pf - 6.3 11.4 1.0 13.0 1.0 14.5 ns Product data sheet Rev. 4 8 November 2011 9 of 22

Table 7. Dynamic characteristics continued GND = 0 V; For test circuit see Figure 12. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max Min Max pulse width inputs; n = LOW; see Figure 7 t rtrig C PD retrigger time power dissipation capacitance V CC = 3.0 V to 3.6 V 5.0 - - 5.0-5.0 - ns V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns inputs; nb = HIGH; see Figure 7 V CC = 3.0 V to 3.6 V 5.0 - - 5.0-5.0 - ns V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns inputs; nrd = LOW; see Figure 7 V CC = 3.0 V to 3.6 V 5.0 - - 5.0-5.0 - ns V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns outputs; nq = LOW and [3] nq = HIGH; C L =50pF; see Figure 7, Figure 8, Figure 9 and Figure 10 C EXT = 28 pf; R EXT =2k V CC = 3.0 V to 3.6 V - 115 240-300 - 300 ns V CC = 4.5 V to 5.5 V - 100 200-240 - 240 ns C EXT = 0.01 F; R EXT =10k V CC = 3.0 V to 3.6 V 90 100 110 90 110 85 115 s V CC = 4.5 V to 5.5 V 90 100 110 90 110 85 115 s C EXT = 0.1 F; R EXT =10k ; V CC = 3.0 V to 3.6 V 0.9 1 1.1 0.9 1.1 0.85 1.15 ms V CC = 4.5 V to 5.5 V 0.9 1 1.1 0.9 1.1 0.85 1.15 ms n to nb; C EXT = 100 pf; R EXT =1k ; C L =50pF; see Figure 8 and Figure 10 V CC = 3.0 V to 3.6 V - 60 - - - - - ns V CC = 4.5 V to 5.5 V - 39 - - - - - ns n to nb; C EXT = 0.01 F; R EXT =1k ; C L =50pF; see Figure 8 and Figure 10 V CC = 3.0 V to 3.6 V - 1.5 - - - - - s V CC = 4.5 V to 5.5 V - 1.2 - - - - - s C L =50pF; f i = 1 MHz; [4] - 57 - - - - - pf V I =GNDtoV CC Product data sheet Rev. 4 8 November 2011 10 of 22

Table 7. Dynamic characteristics continued GND = 0 V; For test circuit see Figure 12. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max Min Max 74HCT123 t pd propagation delay n and nb to nq and nq; [2] see Figure 7 V CC = 4.5 V to 5.5 V C L = 15 pf - 5.0 12.0 1.0 14.0 1.0 15.5 ns C L = 50 pf - 7.1 14.0 1.0 16.0 1.0 17.5 ns nrd to nq and nq; [2] see Figure 7 V CC = 4.5 V to 5.5 V C L = 15 pf - 5.2 12.9 1.0 15.0 1.0 16.5 ns C L = 50 pf - 7.5 14.9 1.0 17.0 1.0 18.5 ns nrd to nq and nq (reset); [2] see Figure 7 V CC = 4.5 V to 5.5 V C L = 15 pf - 4.7 9.4 1.0 11.0 1.0 12.0 ns C L = 50 pf - 6.7 11.4 1.0 13.0 1.0 14.5 ns pulse width inputs; n = LOW; C L = 50 pf; see Figure 7 V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns inputs; nb = HIGH; C L = 50 pf; see Figure 7 V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns inputs; nrd = LOW; C L = 50 pf; see Figure 7 V CC = 4.5 V to 5.5 V 5.0 - - 5.0-5.0 - ns outputs; nq = LOW and [3] nq = HIGH; C L =50pF; C EXT = 28 pf; R EXT =2k ; see Figure 7, Figure 8, Figure 9 and Figure 10 V CC = 4.5 V to 5.5 V - 100 200-240 - 240 ns C EXT = 0.01 F; R EXT =10k V CC = 4.5 V to 5.5 V 90 100 110 90 110 85 115 s C EXT = 0.1 F; R EXT =10k V CC = 4.5 V to 5.5 V 0.9 1 1.1 0.9 1.1 0.85 1.15 ms Product data sheet Rev. 4 8 November 2011 11 of 22

Table 7. Dynamic characteristics continued GND = 0 V; For test circuit see Figure 12. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit t rtrig C PD retrigger time power dissipation capacitance Min Typ [1] Max Min Max Min Max n to nb; C EXT = 100 pf; R EXT =1k ; C L =50pF; see Figure 8 and Figure 10 V CC = 4.5 V to 5.5 V - 60 - - - - - ns n to nb; C EXT = 0.01 F; R EXT =1k ; C L =50pF; see Figure 8 and Figure 10 V CC = 4.5 V to 5.5 V - 1.5 - - - - - s C L =50pF; f i = 1 MHz; [4] - 58 - - - - - pf V I =GNDtoV CC External components R EXT external V CC = 2.0 V 5 - - - - - - k resistance V CC > 3.0 V 1 - - - - - - k C EXT external V CC = 2.0 V [5] - - - - - - - pf capacitance V CC > 3.0 V [5] - - - - - - - pf [1] Typical values are measured at nominal supply voltage (V CC = 3.3 V and V CC = 5.0 V). [2] t pd is the same as t PLH and t PHL ; C EXT = 0 pf; R EXT =5 k. [3] For C EXT 10 nf the typical value of the pulse width ( s) = C EXT (nf) R EXT (k ). [4] C PD is used to determine the dynamic power dissipation P D ( W). P D =C PD V 2 CC f i + (C L V 2 CC f o )where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V. [5] C EXT has no limits. Product data sheet Rev. 4 8 November 2011 12 of 22

11. Waveforms nb input (n LOW) V M n input (nb HIGH) V M RESET nrd input V M t PLH t PLH nq output V M t PHL t PLH nq output V M t PHL t PHL t PLH t PHL 001aae528 Measurement points are given in Table 8. Fig 7. Propagation delay input (n, nb, nrd) to output (nq, nq) Table 8. Measurement points Type Input Output V M V M 74HC123 0.5V CC 0.5V CC 74HCT123 1.5 V 0.5V CC nb input n input t rtrig nq output 001aae526 nrd = HIGH Fig 8. Output pulse control using retrigger pulse Product data sheet Rev. 4 8 November 2011 13 of 22

nb input nrd input nq output 001aae527 n = LOW Fig 9. Output pulse control using reset input nrd t rt n input nb input nrd input nrext/cext nq output nq output + t rt 001aah086 Fig 10. Input and output timing Product data sheet Rev. 4 8 November 2011 14 of 22

V CC R EXT C EXT to ncext (pin 14 or 6) to nrext/cext (pin 15 or 7) mna519 Fig 11. Timing component connections V I negative pulse 0 V 90 % V M 10 % V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M V M V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Test data is given in Table 9. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistor S1 = Test selection switch Fig 12. Load circuitry for switching times Table 9. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC123 V CC 3.0 ns 15 pf, 50 pf 1 k open GND V CC 74HCT123 3.0 V 3.0 ns 15 pf, 50 pf 1 k open GND V CC Product data sheet Rev. 4 8 November 2011 15 of 22

12. Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 0.25 1.75 0.10 0.069 0.010 0.004 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT109-1 076E07 MS-012 99-12-27 03-02-19 Fig 13. Package outline SOT109-1 (SO16) Product data sheet Rev. 4 8 November 2011 16 of 22

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 D E X c y H E v M Z 16 9 pin 1 index 2 1 Q ( ) 3 θ 1 8 e b p w M detail X L p L 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.40 0.06 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT403-1 MO-153 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-18 Fig 14. Package outline SOT403-1 (TSSOP16) Product data sheet Rev. 4 8 November 2011 17 of 22

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 7 v M w M C C B y 1 C C y L 1 8 E h e 16 9 15 10 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 3.6 3.4 2.15 1.85 2.6 2.4 1.15 0.85 0.5 2.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT763-1 - - - MO-241 - - - EUROPEN PROJECTION ISSUE DTE 02-10-17 03-01-27 Fig 15. Package outline SOT763-1 (DHVQFN16) Product data sheet Rev. 4 8 November 2011 18 of 22

13. bbreviations Table 10. cronym CDM CMOS DUT ESD HBM MM TTL bbreviations Description Charged-Device Model Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.4 20111108 Product data sheet - v.3 Modifications: Legal pages updated. v.3 20110908 Product data sheet - v.2 v.2 20080118 Product data sheet - v.1 v.1 20000315 Product specification - - Product data sheet Rev. 4 8 November 2011 19 of 22

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Product data sheet Rev. 4 8 November 2011 20 of 22

Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. 15.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 4 8 November 2011 21 of 22

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 5 5.1 Pinning............................... 5 5.2 Pin description......................... 5 6 Functional description................... 6 7 Limiting values.......................... 6 8 Recommended operating conditions........ 7 9 Static characteristics..................... 7 10 Dynamic characteristics.................. 9 11 Waveforms............................ 13 12 Package outline........................ 16 13 bbreviations.......................... 19 14 Revision history........................ 19 15 Legal information....................... 20 15.1 Data sheet status...................... 20 15.2 Definitions............................ 20 15.3 Disclaimers........................... 20 15.4 Trademarks........................... 21 16 Contact information..................... 21 17 Contents.............................. 22 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 08 November 2011