Lecture 18. Common Source Stage

Similar documents
Lecture 28 Field-Effect Transistors

Chapter 13 Small-Signal Modeling and Linear Amplification

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

6.012 Electronic Devices and Circuits Spring 2005

Circle the one best answer for each question. Five points per question.

ECE315 / ECE515 Lecture 11 Date:

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

MOS Transistor Properties Review

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EE40 Lec 20. MOS Circuits

Lecture 12: MOSFET Devices

Integrated Circuits & Systems

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Differential Amplifiers (Ch. 10)

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

EE105 - Fall 2006 Microelectronic Devices and Circuits

Chapter7. FET Biasing

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

EECS 105: FALL 06 FINAL

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Lecture 37: Frequency response. Context

Biasing the CE Amplifier

ECE 342 Electronic Circuits. 3. MOS Transistors

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

The Gradual Channel Approximation for the MOSFET:

ECE 546 Lecture 11 MOS Amplifiers

Chapter 4 Field-Effect Transistors

ECE 546 Lecture 10 MOS Transistors

MOS Transistor Theory

Lecture 3: CMOS Transistor Theory

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

(Refer Slide Time: 1:49)

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Chapter 6: Field-Effect Transistors

ECE321 Electronics I

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

Practice 3: Semiconductors

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

MOS Transistor I-V Characteristics and Parasitics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

Lecture 11: J-FET and MOSFET

6.012 Electronic Devices and Circuits

Introduction and Background

Exact Analysis of a Common-Source MOSFET Amplifier

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

Lecture 11: MOS Transistor

Design of Analog Integrated Circuits

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

Advanced Current Mirrors and Opamps

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

M2 EEA Systèmes Microélectroniques Polytech montpellier MEA 4. Analog Integrated Circuits Design

MOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Lecture 4: CMOS Transistor Theory

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

FIELD-EFFECT TRANSISTORS

Transcription:

ecture 8 OUTINE Basic MOSFET amplifier MOSFET biasing MOSFET current sources Common source amplifier eading: Chap. 7. 7.7. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley Common Source Stage λ = 0 A = g A = m μ C n EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley ox W I EE05 Fall 007

Operation in Saturation Condition for M in saturation V > V V out in TH ( ) V I > V V GS TH In order to maintain operation in saturation, V out cannot fall below V in by more than one threshold oltage. The condition aboe ensures operation in saturation. EE05 Spring 008 ecture 8, Slide 3 Prof. Wu, UC Berkeley CS Stage with λ=0 A = gg in out = = EE05 Spring 008 ecture 8, Slide 4 Prof. Wu, UC Berkeley m EE05 Fall 007

CS Stage with λ 0 in m ( r ) A = g out = = r Howeer, channel length modulation leads to finite output resistance, r o, which is in parallel with the load resistance, EE05 Spring 008 ecture 8, Slide 5 Prof. Wu, UC Berkeley O O CS Gain Variation with Channel ength A = μ C n λ I ox W μ nc I ox W Since λ is inersely proportional to, the intrinsic oltage gain actually becomes proportional to the square root of. EE05 Spring 008 ecture 8, Slide 6 Prof. Wu, UC Berkeley EE05 Fall 007 3

MOS Biasing V = VGS + IS + W I = μ C V V ( ) n ox GS TH unknows ( V, I ), equations GS V V = ( V V ) + V + V V V = W μn Cox S GS TH TH + Voltage at X is determined by V,, and. V GS can be found using the equation aboe, and I can be found by using the NMOS current equation. EE05 Spring 008 ecture 8, Slide 7 Prof. Wu, UC Berkeley Self Biased MOS Stage I + V GS + S I = V W I = μ C V V ( ) n ox GS TH The circuit aboe is analyzed by noting M is in saturation and no potential drop appears across G. EE05 Spring 008 ecture 8, Slide 8 Prof. Wu, UC Berkeley EE05 Fall 007 4

Current Sources When in saturation region, a MOSFET behaes as a current source. NMOS draws current from a point to ground (sinks current), whereas PMOS draws current from V to a point (sources current). EE05 Spring 008 ecture 8, Slide 9 Prof. Wu, UC Berkeley CS Stage with Current Source oad A out = g = r m ( r r ) r O O O To alleiate the headroom problem, an actie current source load is used. This is adantageous because a current source has a high output resistance and can tolerate a small oltage drop across it. EE05 Spring 008 ecture 8, Slide 0 Prof. Wu, UC Berkeley O EE05 Fall 007 5

PMOS CS Stage with NMOS as oad A = g ( r r ) m O O Similarly, with PMOS as input stage and NMOS as the load, the oltage gain is the same as before. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley CS Stage with iode Connected oad A = gm ro ro gm W / A = gm = g W / ( ) ( ) m ower gain, but less dependent on process parameters. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley EE05 Fall 007 6

CS Stage with iode Connected PMOS eice A = g m ro ro g m Note that PMOS circuit symbol is usually drawn with the source on top of the drain. EE05 Spring 008 ecture 8, Slide 3 Prof. Wu, UC Berkeley CS Stage with egeneration A = + gm λ = 0 Similar to bipolar counterpart, when a CS stage is degenerated, its gain, I/O impedances, and linearity change. S EE05 Spring 008 ecture 8, Slide 4 Prof. Wu, UC Berkeley EE05 Fall 007 7

Example of CS Stage with egeneration A = + g g m m A diode connected deice degenerates a CS stage. EE05 Spring 008 ecture 8, Slide 5 Prof. Wu, UC Berkeley CS Stage with Gate esistance V G = 0 Since at low frequencies, the gate conducts no current, gate resistance does not affect the gain or I/O impedances. EE05 Spring 008 ecture 8, Slide 6 Prof. Wu, UC Berkeley EE05 Fall 007 8

Output Impedance of CS Stage with egeneration r g r + r out m O S O Similar to the bipolar counterpart, degeneration boosts output impedance. EE05 Spring 008 ecture 8, Slide 7 Prof. Wu, UC Berkeley Output Impedance Example (I) = r + g out O m g m When /g m is parallel with r O, we often just consider /g m EE05 Spring 008 ecture 8, Slide 8 Prof. Wu, UC Berkeley EE05 Fall 007 9

Output Impedance Example (II) g r r + r out m O O O In this example, the impedance that degenerates the CS stage is r O, instead of /g m in the preious example. EE05 Spring 008 ecture 8, Slide 9 Prof. Wu, UC Berkeley CS Core with Biasing A =, A = g m G + + S g m egeneration is used to stabilize bias point, and a bypass capacitor can be used to obtain a larger small signal oltage gain at the frequency of interest. EE05 Spring 008 ecture 8, Slide 0 Prof. Wu, UC Berkeley EE05 Fall 007 0