74HC373-Q100; 74HCT373-Q100

Similar documents
74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC151-Q100; 74HCT151-Q100

74HC153-Q100; 74HCT153-Q100

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC30-Q100; 74HCT30-Q100

The 74LV08 provides a quad 2-input AND function.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC132-Q100; 74HCT132-Q100

74HC32-Q100; 74HCT32-Q100

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC107-Q100; 74HCT107-Q100

74HC365; 74HCT365. Hex buffer/line driver; 3-state

Octal buffer/line driver; 3-state

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC597-Q100; 74HCT597-Q100

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74AHC30-Q100; 74AHCT30-Q100

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

7-stage binary ripple counter

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74AHC541-Q100; 74AHCT541-Q100

74HC109-Q100; 74HCT109-Q100

74HC08-Q100; 74HCT08-Q100

The 74AXP1G04 is a single inverting buffer.

Bus buffer/line driver; 3-state

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC74-Q100; 74HCT74-Q100

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC2G125; 74HCT2G125

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74HC2G08-Q100; 74HCT2G08-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC03-Q100; 74HCT03-Q100

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC280; 74HCT bit odd/even parity generator/checker

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

The 74AUP2G34 provides two low-power, low-voltage buffers.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

2-input EXCLUSIVE-OR gate

Dual buffer/line driver; 3-state

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

Low-power configurable multiple function gate

74LVC07A-Q100. Hex buffer with open-drain outputs

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74AHC14-Q100; 74AHCT14-Q100

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Low-power configurable multiple function gate

74LVC823A-Q General description. 2. Features and benefits

Octal bus transceiver; 3-state

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

Low-power triple buffer with open-drain output

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Low-power dual Schmitt trigger inverter

4-bit magnitude comparator

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

8-bit parallel-in/serial-out shift register

74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

Dual supply buffer/line driver; 3-state

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

8-bit serial-in/parallel-out shift register

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC165; 74HCT bit parallel-in/serial out shift register

Dual buffer/line driver; 3-state

Hex inverter with open-drain outputs

Dual buffer/line driver; 3-state

Octal bus transceiver; 3-state

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

The 74LVC10A provides three 3-input NAND functions.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74AVC20T245-Q General description. 2. Features and benefits

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

The 74LV08 provides a quad 2-input AND function.

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

3-to-8 line decoder/demultiplexer; inverting

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74AHC2G126; 74AHCT2G126

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

Single dual-supply translating 2-input OR with strobe

Transcription:

Rev. 1 10 August 2012 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A. The is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus-oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches. The consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output changes state each time its corresponding D input changes. When LE is LOW, the latches store the information that was present at the D inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the highimpedance OFF-state. Operation of the OE input does not affect the state of the latches. The is functionally identical to: 74HC573-Q100; 74HCT573-Q100: but different pin arrangement This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from 40 C to +85 C and from 40 C to +125 C Input levels: For 74HC373-Q100: CMOS level For 74HCT373-Q100: TTL level 3-state non-inverting outputs for bus-oriented applications Common 3-state output enable input Functionally identical to the 74HC573-Q100; 74HCT573-Q100 ESD protection: MIL-STD-883, method 3015 exceeds 2000 V HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 ) Multiple package options

3. Ordering information Table 1. Type number Ordering information Package 4. Functional diagram Temperature range Name Description Version 74HC373D-Q100 74HCT373D-Q100 40 C to +125 C SO20 plastic small outline package; 20 leads; body width 7.5 mm 74HC373PW-Q100 40 C to +125 C TSSOP20 plastic thin shrink small outline package; 20 leads; 74HCT373PW-Q100 body width 4.4 mm 74HC373BQ-Q100 40 C to +125 C DHVQFN20 plastic dual in-line compatible thermal enhanced very 74HCT373BQ-Q100 thin quad flat package; no leads; 20 terminals; body 2.5 4.5 0.85 mm SOT163-1 SOT360-1 SOT764-1 3 4 7 8 13 14 17 18 11 1 D0 D1 D2 D3 D4 D5 D6 D7 LE OE LATCH 1 TO 8 3-STATE OUTPUTS Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19 001aae050 Fig 1. Functional diagram OE LE 1 11 EN C1 3 4 7 8 13 14 17 18 D0 D1 D2 D3 D4 D5 D6 D7 11 LE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 OE 2 5 6 9 12 15 16 19 D0 D1 D2 D3 D4 D5 D6 D7 3 4 7 8 13 14 17 18 1D 2 5 6 9 12 15 16 19 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 1 001aae048 001aae049 Fig 2. Logic symbol Fig 3. IEC logic symbol Product data sheet Rev. 1 10 August 2012 2 of 24

LE LE D LE Q LE 001aae051 Fig 4. Logic diagram (one latch) D0 D1 D2 D3 D4 D5 D6 D7 D Q D Q D Q D Q D Q D Q D Q D Q LATCH 1 LATCH 2 LATCH 3 LATCH 4 LATCH 5 LATCH 6 LATCH 7 LATCH 8 LE LE LE LE LE LE LE LE LE LE LE LE LE LE LE LE LE OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 001aae052 Fig 5. Logic diagram Product data sheet Rev. 1 10 August 2012 3 of 24

5. Pinning information 5.1 Pinning (1) The die substrate is attached to this pad using conductive die attach material. It cannot be used as supply pin or input. Fig 6. Pin configuration SO20 and TSSOP20 Fig 7. Pin configuration DHVQFN20 5.2 Pin description Table 2. Pin description Symbol Pin Description OE 1 3-state output enable input (active LOW) Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 2, 5, 6, 9, 12, 15, 16, 19 3-state latch output D0, D1, D2, D3, D4, D5, D6, D7 3, 4, 7, 8, 13, 14, 17, 18 data input GND 10 ground (0 V) LE 11 latch enable input (active HIGH) V CC 20 supply voltage Product data sheet Rev. 1 10 August 2012 4 of 24

6. Functional description [1] H = HIGH voltage level; 6.1 Function table Table 3. Function table [1] Operating mode Control Input Internal latches Output OE LE Dn Qn Enable and read register L H L L L (transparent mode) H H H Latch and read register L L l L L h H H Latch register and disable outputs H X X X Z h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition; L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition; X = don t care; Z = high-impedance OFF-state. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC +0.5 V - 20 ma I OK output clamping current V O < 0.5 V or V O >V CC +0.5V - 20 ma I O output current V O = 0.5 V to (V CC +0.5V) - 35 ma I CC supply current - +70 ma I GND ground current - 70 ma T stg storage temperature 65 +150 C P tot total power dissipation SO20 package [1] - 500 mw TSSOP20 package [2] 500 mw DHVQFN20 package [3] - 500 mw [1] For SO20: P tot derates linearly with 8 mw/k above 70 C. [2] For TSSOP20 packages: P tot derates linearly with 5.5 mw/k above 60 C. [3] For DHVQFN20 package: P tot derates linearly with 4.5 mw/k above 60 C. Product data sheet Rev. 1 10 August 2012 5 of 24

8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions 74HC373-Q100 74HCT373-Q100 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/v input transition rise and fall rate V CC = 2.0 V - - 625 - - - ns/v V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v 9. Static characteristics Table 6. Static characteristics 74HC373-Q100 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25C V IH HIGH-level input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V V OH HIGH-level output voltage V I = V IH or V IL - - - I O = 20 A; V CC = 2.0 V 1.9 2.0 - V I O = 20 A; V CC = 4.5 V 4.4 4.5 - V I O = 20 A; V CC = 6.0 V 5.9 6.0 - V I O = 6.0 ma; V CC = 4.5 V 3.98 4.32 - V I O = 7.8 ma; V CC = 6.0 V 5.48 5.81 - V V OL LOW-level output voltage V I = V IH or V IL I O =20A; V CC = 2.0 V - 0 0.1 V I O =20A; V CC = 4.5 V - 0 0.1 V I O =20A; V CC = 6.0 V - 0 0.1 V I O = 6.0 ma; V CC = 4.5 V - 0.15 0.26 V I O = 7.8 ma; V CC = 6.0 V - 0.16 0.26 V I I input leakage current V I =V CC or GND; V CC = 6.0 V - - 0.1 A I OZ OFF-state output current V I =V IH or V IL ; V CC =6.0V; - - 0.5 A V O =V CC or GND I CC supply current V CC = 6.0 V; I O = 0 A; - - 8.0 A V I =V CC or GND C I input capacitance - 3.5 - pf Product data sheet Rev. 1 10 August 2012 6 of 24

Table 6. Static characteristics 74HC373-Q100 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to+85c V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V OH HIGH-level output voltage V I = V IH or V IL V OL LOW-level output voltage V I = V IH or V IL V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V I O = 20 A; V CC = 2.0 V 1.9 - - V I O = 20 A; V CC = 4.5 V 4.4 - - V I O = 20 A; V CC = 6.0 V 5.9 - - V I O = 6.0 ma; V CC = 4.5 V 3.84 - - V I O = 7.8 ma; V CC = 6.0 V 5.34 - - V I O =20A; V CC = 2.0 V - - 0.1 V I O =20A; V CC = 4.5 V - - 0.1 V I O =20A; V CC = 6.0 V - - 0.1 V I O = 6.0 ma; V CC = 4.5 V - - 0.33 V I O = 7.8 ma; V CC = 6.0 V - - 0.33 V I I input leakage current V I =V CC or GND; V CC = 6.0 V - - 1.0 A I OZ OFF-state output current V I =V IH or V IL ; V CC =6.0V; V O =V CC or GND I CC supply current V CC = 6.0 V; I O =0 A; V I =V CC or GND T amb = 40 C to +125 C - - 5.0 A - 80 A V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V OH HIGH-level output voltage V I = V IH or V IL V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V I O = 20 A; V CC = 2.0 V 1.9 - - V I O = 20 A; V CC = 4.5 V 4.4 - - V I O = 20 A; V CC = 6.0 V 5.9 - - V I O = 6.0 ma; V CC = 4.5 V 3.7 - - V I O = 7.8 ma; V CC = 6.0 V 5.2 - - V Product data sheet Rev. 1 10 August 2012 7 of 24

Table 6. Static characteristics 74HC373-Q100 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OL LOW-level output voltage V I = V IH or V IL I O =20A; V CC = 2.0 V - - 0.1 V I O =20A; V CC = 4.5 V - - 0.1 V I O =20A; V CC = 6.0 V - - 0.1 V I O = 6.0 ma; V CC = 4.5 V - - 0.4 V I O = 7.8 ma; V CC = 6.0 V - - 0.4 V I I input leakage current V I =V CC or GND; V CC = 6.0 V - - 1.0 A I OZ OFF-state output current V I =V IH or V IL ; V CC =6.0V; V O =V CC or GND I CC supply current V CC = 6.0 V; I O = 0 A; V I =V CC or GND - - 10.0 A - - 160 A Table 7. Static characteristics 74HCT373-Q100 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 1.6 - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - 1.2 0.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 A; V CC = 4.5 V 4.4 4.5 - V I O = 6.0 ma; V CC = 4.5 V 3.98 4.32 - V V OL LOW-level output voltage V I =V IH or V IL I O =20A; V CC = 4.5 V - 0.0 0.1 V I O =6.0mA; V CC = 4.5 V - 0.16 0.26 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 0.1 A I OZ OFF-state output current V I =V IH or V IL ; V CC =5.5V; - - 0.5 A V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 A I CC supply current V I =V CC or GND; I O =0A; - - 8.0 A V CC =5.5V I CC additional supply current V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A Dn - 30 108 A LE - 150 540 A OE - 100 360 A C I input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V Product data sheet Rev. 1 10 August 2012 8 of 24

Table 7. Static characteristics 74HCT373-Q100 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OH HIGH-level output voltage V I =V IH or V IL V OL LOW-level output voltage V I =V IH or V IL I O = 20 A; V CC = 4.5 V 4.4 - - V I O = 6.0 A; V CC =4.5V 3.84 - - V I O =20A; V CC = 4.5 V - - 0.1 V I O =6.0mA; V CC =4.5V - - 0.33 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 1.0 A I OZ OFF-state output current V I =V IH or V IL ; V CC =5.5V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 A I CC supply current V I =V CC or GND; I O =0A; V CC =5.5V I CC additional supply current V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A T amb = 40 C to +125 C - - 5.0 A - - 80 A Dn - - 135 A LE - - 675 A OE - - 450 A V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-level output voltage V I =V IH or V IL V OL LOW-level output voltage V I =V IH or V IL I O = 20 A; V CC = 4.5 V 4.4 - - V I O = 6.0 ma; V CC = 4.5 V 3.7 - - V I O =20A; V CC = 4.5 V - - 0.1 V I O =6.0mA; V CC =4.5V - - 0.4 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 1.0 A I OZ OFF-state output current V I =V IH or V IL ; V CC =5.5V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 A I CC supply current V I =V CC or GND; I O =0A; V CC =5.5V I CC additional supply current V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A - - 10 A - - 160 A Dn - - 147 A LE - - 735 A OE - - 490 A Product data sheet Rev. 1 10 August 2012 9 of 24

10. Dynamic characteristics Table 8. Dynamic characteristics 74HC373-Q100 Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit T amb =25C t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 2.0 V - 41 150 ns V CC = 4.5 V - 15 30 ns V CC =5V; C L =15pF - 12 - ns V CC = 6.0 V - 12 26 ns LE to Qn; see Figure 9 V CC = 2.0 V - 50 175 ns V CC = 4.5 V - 18 35 ns V CC =5V; C L =15pF - 15 - ns V CC = 6.0 V - 14 30 ns t en enable time OE to Qn; see Figure 10 [2] V CC = 2.0 V - 44 150 ns V CC = 4.5 V - 16 30 ns V CC = 6.0 V - 13 26 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 2.0 V - 47 150 ns V CC = 4.5 V - 17 30 ns V CC = 6.0 V - 14 26 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 2.0 V - 14 60 ns V CC = 4.5 V - 5 12 ns V CC = 6.0 V - 4 10 ns t W pulse width LE HIGH; see Figure 9 V CC = 2.0 V 80 17 - ns V CC = 4.5 V 16 6 - ns V CC = 6.0 V 14 5 - ns t su set-up time Dn to LE; see Figure 11 V CC = 2.0 V 50 14 - ns V CC = 4.5 V 10 5 - ns V CC = 6.0 V 9 4 - ns t h hold time Dn to LE; see Figure 11 V CC = 2.0 V +5 8 - ns V CC = 4.5 V +5 3 - ns V CC = 6.0 V +5 2 - ns C PD power dissipation capacitance per latch; V I =GNDtoV CC [5] - 45 - pf Product data sheet Rev. 1 10 August 2012 10 of 24

Table 8. Dynamic characteristics 74HC373-Q100 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to+85c t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns LE to Qn; see Figure 9 V CC = 2.0 V - - 220 ns V CC = 4.5 V - - 44 ns V CC = 6.0 V - - 37 ns t en enable time OE to Qn; see Figure 10 [2] V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns t W pulse width LE HIGH; see Figure 9 V CC = 2.0 V 100 - - ns V CC = 4.5 V 20 - - ns V CC = 6.0 V 17 - - ns t su set-up time Dn to LE; see Figure 11 V CC = 2.0 V 65 - - ns V CC = 4.5 V 13 - - ns V CC = 6.0 V 11 - - ns t h hold time Dn to LE; see Figure 11 V CC = 2.0 V 5 - - ns V CC = 4.5 V 5 - - ns V CC = 6.0 V 5 - - ns Product data sheet Rev. 1 10 August 2012 11 of 24

Table 8. Dynamic characteristics 74HC373-Q100 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +125 C t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns LE to Qn; see Figure 9 V CC = 2.0 V - - 265 ns V CC = 4.5 V - - 53 ns V CC = 6.0 V - - 45 ns t en enable time OE to Qn; see Figure 10 [2] V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 2.0 V - - 90 ns V CC = 4.5 V - - 18 ns V CC = 6.0 V - - 15 ns t W pulse width LE HIGH; see Figure 9 V CC = 2.0 V 120 - - ns V CC = 4.5 V 24 - - ns V CC = 6.0 V 20 - - ns t su set-up time Dn to LE; see Figure 11 V CC = 2.0 V 75 - - ns V CC = 4.5 V 15 - - ns V CC = 6.0 V 13 - - ns Product data sheet Rev. 1 10 August 2012 12 of 24

Table 8. Dynamic characteristics 74HC373-Q100 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit t h hold time Dn to LE; see Figure 11 V CC = 2.0 V 5 - - ns V CC = 4.5 V 5 - - ns V CC = 6.0 V 5 - - ns [1] t pd is the same as t PLH and t PHL. [2] t en is the same as t PZH and t PZL. [3] t dis is the same as t PLZ and t PHZ. [4] t t is the same as t THL and t TLH. [5] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V 2 CC f i N+(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Table 9. Dynamic characteristics 74HCT373-Q100 Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit T amb =25C t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 4.5 V - 17 30 ns V CC =5V; C L =15pF - 14 - ns LE to Qn; see Figure 9 V CC = 4.5 V - 16 32 ns V CC =5V; C L =15pF - 13 - ns t en enable time OE to Qn; see Figure 10 [2] V CC = 4.5 V - 19 32 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 4.5 V - 18 30 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 4.5 V - 5 12 ns t W pulse width LE HIGH; see Figure 9 V CC = 4.5 V 16 4 - ns t su set-up time Dn to LE; see Figure 11 V CC = 4.5 V 12 6 - ns t h hold time Dn to LE; see Figure 11 V CC = 4.5 V 4 1 - ns C PD power dissipation capacitance per latch; V I =GNDto(V CC 1.5 V) [5] - 41 - pf Product data sheet Rev. 1 10 August 2012 13 of 24

Table 9. Dynamic characteristics 74HCT373-Q100 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to+85c t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 4.5 V - - 38 ns LE to Qn; see Figure 9 V CC = 4.5 V - - 40 ns t en enable time OE to Qn; see Figure 10 [2] V CC = 4.5 V - - 40 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 4.5 V - - 38 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 4.5 V - - 15 ns t W pulse width LE HIGH; see Figure 9 V CC = 4.5 V 20 - - ns t su set-up time Dn to LE; see Figure 11 V CC = 4.5 V 15 - - ns t h hold time Dn to LE; see Figure 11 V CC = 4.5 V 4 - - ns T amb = 40 C to +125 C t pd propagation delay Dn to Qn; see Figure 8 [1] V CC = 4.5 V - - 45 ns LE to Qn; see Figure 9 V CC = 4.5 V - - 48 ns t en enable time OE to Qn; see Figure 10 [2] V CC = 4.5 V - - 48 ns t dis disable time OE to Qn; see Figure 10 [3] V CC = 4.5 V - - 45 ns t t transition time Qn; see Figure 8 and Figure 9 [4] V CC = 4.5 V - - 18 ns t W pulse width LE HIGH; see Figure 9 V CC = 4.5 V 24 - - ns t su set-up time Dn to LE Dn to LE; see Figure 11 V CC = 4.5 V 18 - - ns Product data sheet Rev. 1 10 August 2012 14 of 24

Table 9. Dynamic characteristics 74HCT373-Q100 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 12. Symbol Parameter Conditions Min Typ Max Unit t h hold time Dn to LE Dn to LE; see Figure 11 V CC = 4.5 V 4 - - ns [1] t pd is the same as t PLH and t PHL. [2] t en is the same as t PZH and t PZL. [3] t dis is the same as t PLZ and t PHZ. [4] t t is the same as t THL and t TLH. [5] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V 2 CC f i N+(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 11. Waveforms Dn input t PLH t PHL Qn output 10 % 90 % t TLH t THL 001aae082 Fig 8. Measurement points are given in Table 10. Propagation delay input (Dn) to output (Qn) and transition time output (Qn) LE input t W t PHL t PLH Qn output 90 % 10 % t THL t TLH 001aae083 Fig 9. Measurement points are given in Table 10. Pulse width latch enable input (LE), propagation delay (LE) to output (Qn) and transition time output (Qn) Product data sheet Rev. 1 10 August 2012 15 of 24

V I OE input GND t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL 10% t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled 90% outputs disabled outputs enabled 001aae307 Measurement points are given in Table 10. Fig 10. 3-state enable and disable time LE input t su t su t h t h Dn input 001aae084 Fig 11. Measurement points are given in Table 10. Set-up and hold time data input (Dn) to latch enable input (LE) Table 10. Measurement points Type Input Output 74HC373-Q100 0.5V CC 0.5V CC 74HCT373-Q100 1.3 V 1.3 V Product data sheet Rev. 1 10 August 2012 16 of 24

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Fig 12. Test data is given in Table 11. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistor S1 = Test selection switch Test circuit for measuring switching times Table 11. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC373-Q100 V CC 6ns 15pF, 50 pf 1k open GND V CC 74HCT373-Q100 3 V 6 ns 15 pf, 50 pf 1 k open GND V CC Product data sheet Rev. 1 10 August 2012 17 of 24

12. Package outline SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E A X c y H E v M A Z 20 11 Q A 2 A 1 (A ) 3 A pin 1 index L p L θ 1 e b p 10 w M detail X 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 2.65 0.1 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.3 0.1 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 10.65 10.00 0.419 0.394 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT163-1 075E04 MS-013 99-12-27 03-02-19 Fig 13. Package outline SOT163-1 (SO20) Product data sheet Rev. 1 10 August 2012 18 of 24

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 D E A X c y H E v M A Z 20 11 Q pin 1 index A 2 A 1 (A ) 3 A θ 1 10 w M e b p detail X L p L 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.5 0.2 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA SOT360-1 MO-153 EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 Fig 14. Package outline SOT360-1 (TSSOP20) Product data sheet Rev. 1 10 August 2012 19 of 24

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1 D B A E A A1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 9 v M w M C C A B y 1 C C y L 1 10 E h e 20 11 19 12 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A (1) max. A1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 4.6 4.4 3.15 2.85 2.6 2.4 1.15 0.85 0.5 3.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA SOT764-1 - - - MO-241 - - - EUROPEAN PROJECTION ISSUE DATE 02-10-17 03-01-27 Fig 15. Package outline SOT764-1 (DHVQFN20) Product data sheet Rev. 1 10 August 2012 20 of 24

13. Abbreviations Table 12. Acronym CMOS ESD HBM MM TTL MIL Abbreviations Description Complementary Metal Oxide Semiconductor ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic Military 14. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes v.1 20120810 Product data sheet - - Product data sheet Rev. 1 10 August 2012 21 of 24

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet Rev. 1 10 August 2012 22 of 24

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 1 10 August 2012 23 of 24

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 4 5.1 Pinning............................... 4 5.2 Pin description......................... 4 6 Functional description................... 5 6.1 Function table.......................... 5 7 Limiting values.......................... 5 8 Recommended operating conditions........ 6 9 Static characteristics..................... 6 10 Dynamic characteristics................. 10 11 Waveforms............................ 15 12 Package outline........................ 18 13 Abbreviations.......................... 21 14 Revision history........................ 21 15 Legal information....................... 22 15.1 Data sheet status...................... 22 15.2 Definitions............................ 22 15.3 Disclaimers........................... 22 15.4 Trademarks........................... 23 16 Contact information..................... 23 17 Contents.............................. 24 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 10 August 2012