CD4093BC Quad 2-Input NAND Schmitt Trigger

Similar documents
CD4028BC BCD-to-Decimal Decoder

CD40106BC Hex Schmitt Trigger

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4024BC 7-Stage Ripple Carry Binary Counter

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop


MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4028BC BCD-to-Decimal Decoder

CD4528BC Dual Monostable Multivibrator

CD4021BC 8-Stage Static Shift Register

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

MM74C14 Hex Schmitt Trigger

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

MM74C14 Hex Schmitt Trigger

Excellent Integrated System Limited

CD4013BC Dual D-Type Flip-Flop

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

DM7404 Hex Inverting Gates

DM74LS02 Quad 2-Input NOR Gate

MM74C906 Hex Open Drain N-Channel Buffers

MM74HC00 Quad 2-Input NAND Gate

MM74C85 4-Bit Magnitude Comparator

DM74LS08 Quad 2-Input AND Gates

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

MM74HC08 Quad 2-Input AND Gate

74AC08 74ACT08 Quad 2-Input AND Gate

74VHC00 Quad 2-Input NAND Gate

MM74HC32 Quad 2-Input OR Gate

MM74HCT08 Quad 2-Input AND Gate

MM74HC154 4-to-16 Line Decoder

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HC244 Octal 3-STATE Buffer

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

MM74HC139 Dual 2-To-4 Line Decoder

74VHC00 Quad 2-Input NAND Gate

MM74HC175 Quad D-Type Flip-Flop With Clear

MM82C19 16-Line to 1-Line Multiplexer

74F30 8-Input NAND Gate

MM74HC138 3-to-8 Line Decoder


MM74HCT138 3-to-8 Line Decoder

DM74LS05 Hex Inverters with Open-Collector Outputs

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

MM74C175 Quad D-Type Flip-Flop

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

CD4511BC BCD-to-7 Segment Latch/Decoder/Driver

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC573 3-STATE Octal D-Type Latch

MM74C221 Dual Monostable Multivibrator

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

MM74HC374 3-STATE Octal D-Type Flip-Flop

Low Power Quint Exclusive OR/NOR Gate

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74C93 4-Bit Binary Counter

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74F109 Dual JK Positive Edge-Triggered Flip-Flop

MM74C908 Dual CMOS 30-Volt Relay Driver

74F175 Quad D-Type Flip-Flop

74F153 Dual 4-Input Multiplexer

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74C73 Dual J-K Flip-Flops with Clear and Preset

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74F139 Dual 1-of-4 Decoder/Demultiplexer

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74VHC138 3-to-8 Decoder/Demultiplexer

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

DM74LS670 3-STATE 4-by-4 Register File

74F379 Quad Parallel Register with Enable

74F194 4-Bit Bidirectional Universal Shift Register

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74VHC393 Dual 4-Bit Binary Counter

74F174 Hex D-Type Flip-Flop with Master Reset

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

74ACT825 8-Bit D-Type Flip-Flop

DM Bit Addressable Latch

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74AC153 74ACT153 Dual 4-Input Multiplexer

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

74F537 1-of-10 Decoder with 3-STATE Outputs

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM7490A Decade and Binary Counter

Transcription:

CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a 2-input NAND gate with Schmitttrigger action on both inputs. The gate switches at different points for positive and negative-going signals. The difference between the positive ( + T ) and the negative voltage ( T ) is defined as hysteresis voltage ( H ). All outputs have equal source and sink currents and conform to standard B-series output drive (see Static Electrical Characteristics). Features October 1987 Revised April 2002 Wide supply voltage range: 3.0 to 15 Schmitt-trigger on each input with no external components Noise immunity greater than 50% Equal source and sink currents No limit on input rise and fall time Standard B-series output drive Hysteresis voltage (any input) T A = 25 C Typical DD = 5.0 H = 1.5 DD = 10 H = 2.2 DD = 15 H = 2.7 Guaranteed H = 0.1 DD Applications Wave and pulse shapers High-noise-environment systems Monostable multivibrators Astable multivibrators NAND logic CD4093BC Quad 2-Input NAND Schmitt Trigger Ordering Code: Order Number Package Number Package Description CD4093BCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4093BCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagram Top iew 2002 Fairchild Semiconductor Corporation DS005982 www.fairchildsemi.com

CD4093BC Absolute Maximum Ratings(Note 1) (Note 2) DC Supply oltage ( DD ) 0.5 to +18 DC Input oltage ( IN ) 0.5 to DD +0.5 DC Storage Temperature Range (T S ) 65 C to +150 C Power Dissipation (P D ) Dual-In-Line 700 mw Small Outline 500 mw Lead Temperature (T L ) (Soldering, 10 seconds) 260 C Recommended Operating Conditions (Note 2) DC Supply oltage ( DD ) 3 to 15 DC Input oltage ( IN ) 0 to DD DC Operating Temperature Range (T A ) 55 C to +125 C Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of Recommended Operating Conditions and Electrical Characteristics provides conditions for actual device operation. Note 2: SS = 0 unless otherwise specified. DC Electrical Characteristics (Note 2) 55 C +25 C +125 C Symbol Parameter Conditions Min Max Min Typ Max Min Max I DD Quiescent Device DD = 5 0.25 0.25 7.5 Current DD = 10 0.5 0.5 15.0 DD = 15 1.0 1.0 30.0 OL LOW Level IN = DD, I O < 1 µa Output oltage DD = 5 0.05 0 0.05 0.05 DD = 10 0.05 0 0.05 0.05 DD = 15 0.05 0 0.05 0.05 OH HIGH Level IN = SS, I O < 1 µa Output oltage DD = 5 4.95 4.95 5 4.95 DD = 10 9.95 9.95 10 9.95 DD = 15 14.95 14.95 15 14.95 T Negative-Going Threshold I O < 1 µa oltage (Any Input) DD = 5, O = 4.5 1.3 2.25 1.5 1.8 2.25 1.5 2.3 DD = 10, O = 9 2.85 4.5 3.0 4.1 4.5 3.0 4.65 DD = 15, O = 13.5 4.35 6.75 4.5 6.3 6.75 4.5 6.9 T + Positive-Going Threshold I O < 1 µa oltage (Any Input) DD = 5, O = 0.5 2.75 3.6 2.75 3.3 3.5 2.65 3.5 DD = 10, O = 1 5.5 7.15 5.5 6.2 7.0 5.35 7.0 DD = 15, O = 1.5 8.25 10.65 8.25 9.0 10.5 8.1 10.5 H Hysteresis ( T + T ) DD = 5 0.5 2.35 0.5 1.5 2.0 0.35 2.0 (Any Input) DD = 10 1.0 4.3 1.0 2.2 4.0 0.70 4.0 DD = 15 1.5 6.3 1.5 2.7 6.0 1.20 6.0 I OL LOW Level Output IN = DD Current (Note 3) DD = 5, O = 0.4 0.64 0.51 0.88 0.36 DD = 10, O = 0.5 1.6 1.3 2.25 0.9 DD = 15, O = 1.5 4.2 3.4 8.8 2.4 I OH HIGH Level Output IN = SS Current (Note 3) DD = 5, O = 4.6 0.64 0.51 0.88 0.36 DD = 10, O = 9.5 1.6 1.3 2.25 0.9 DD = 15, O = 13.5 4.2 3.4 8.8 2.4 I IN Input Current DD = 15, IN = 0 0.1 10 5 0.1 1.0 Note 3: I OH and I OL are tested one output at a time. DD = 15, IN = 15 0.1 10 5 0.1 1.0 Units µa ma ma µa www.fairchildsemi.com 2

AC Electrical Characteristics (Note 4) T A = 25 C, C L = 50 pf, R L = 200k, Input t r, t f = 20 ns, unless otherwise specified Symbol Parameter Conditions Min Typ Max Units t PHL, t PLH Propagation Delay Time DD = 5 300 450 DD = 10 120 210 ns DD = 15 80 160 t THL, t TLH Transition Time DD = 5 90 145 DD = 10 50 75 ns DD = 15 40 60 C IN Input Capacitance (Any Input) 5.0 7.5 pf C PD Power Dissipation Capacitance (Per Gate) 24 pf Note 4: AC Parameters are guaranteed by DC correlated testing. CD4093BC 3 www.fairchildsemi.com

CD4093BC Typical Applications Gated Oscillator Assume t 1 + t 2 >> t PHL + t PLH then: t 0 = RC ln [ DD / T ] t 1 = RC ln [( DD T )/( DD T +)] t 2 = RC ln [ +/ T T ] Gated One-Shot (a) Negative-Edge Triggered (b) Positive-Edge Triggered www.fairchildsemi.com 4

Typical Performance Characteristics Typical Transfer Characteristics Guaranteed Trigger Threshold oltage vs DD CD4093BC Guaranteed Hysteresis vs DD Guaranteed Hysteresis vs DD Input and Output Characteristics NML = IH(MIN) OL IH(MIN) = T + (MIN) NMH = OH IL(MAX) DD IL(MAX) = DD T (MAX) 5 www.fairchildsemi.com

CD4093BC AC Test Circuits and Switching Time Waveforms www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted CD4093BC 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A 7 www.fairchildsemi.com

CD4093BC Quad 2-Input NAND Schmitt Trigger Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com