Capacitor Young Won Lim 06/22/2017

Similar documents
Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitor in an AC circuit

Capacitors in an AC circuit

CT Rectangular Function Pairs (5B)

Capacitor and Inductor

Capacitor and Inductor

DFT Frequency (9A) Each Row of the DFT Matrix. Young Won Lim 7/31/10

Fourier Analysis Overview (0A)

Digital Signal Octave Codes (0A)

General CORDIC Description (1A)

Fourier Analysis Overview (0A)

Down-Sampling (4B) Young Won Lim 10/25/12

Digital Signal Octave Codes (0A)

Signal Functions (0B)

Digital Signal Octave Codes (0A)

Group & Phase Velocities (2A)

Digital Signal Octave Codes (0A)

Down-Sampling (4B) Young Won Lim 11/15/12

Discrete Time Rect Function(4B)

Fourier Analysis Overview (0B)

Up-Sampling (5B) Young Won Lim 11/15/12

Digital Signal Octave Codes (0A)

Discrete Time Rect Function(4B)

Digital Signal Octave Codes (0A)

Propagating Wave (1B)

Expected Value (10D) Young Won Lim 6/12/17

Higher Order ODE's (3A) Young Won Lim 7/7/14

Higher Order ODE's (3A) Young Won Lim 12/27/15

Group Velocity and Phase Velocity (1A) Young Won Lim 5/26/12

Relations (3A) Young Won Lim 3/27/18

Phasor Young Won Lim 05/19/2015

Matrix Transformation (2A) Young Won Lim 11/10/12

Root Locus (2A) Young Won Lim 10/15/14

ODE Background: Differential (1A) Young Won Lim 12/29/15

Higher Order ODE's (3A) Young Won Lim 7/8/14

Introduction to ODE's (0A) Young Won Lim 3/9/15

Detect Sensor (6B) Eddy Current Sensor. Young Won Lim 11/19/09

Background LTI Systems (4A) Young Won Lim 4/20/15

Background Trigonmetry (2A) Young Won Lim 5/5/15

Group Delay and Phase Delay (1A) Young Won Lim 7/19/12

CLTI System Response (4A) Young Won Lim 4/11/15

CLTI Differential Equations (3A) Young Won Lim 6/4/15

General Vector Space (2A) Young Won Lim 11/4/12

Separable Equations (1A) Young Won Lim 3/24/15

Bandpass Sampling (2B) Young Won Lim 3/27/12

Matrix Transformation (2A) Young Won Lim 11/9/12

Higher Order ODE's, (3A)

Line Integrals (4A) Line Integral Path Independence. Young Won Lim 10/22/12

Audio Signal Generation. Young Won Lim 2/2/18

Undersampling (2B) Young Won Lim 4/4/12

Dispersion (3A) 1-D Dispersion. Young W. Lim 10/15/13

CT Correlation (2A) Young Won Lim 9/9/14

FFT Octave Codes (1B) Young Won Lim 7/6/17

Complex Trigonometric and Hyperbolic Functions (7A)

The Growth of Functions (2A) Young Won Lim 4/6/18

Definitions of the Laplace Transform (1A) Young Won Lim 1/31/15

Audio Signal Generation. Young Won Lim 2/2/18

Magnetic Sensor (3B) Magnetism Hall Effect AMR Effect GMR Effect. Young Won Lim 9/23/09

Audio Signal Generation. Young Won Lim 1/29/18

Signals and Spectra (1A) Young Won Lim 11/26/12

Line Integrals (4A) Line Integral Path Independence. Young Won Lim 11/2/12

Hilbert Inner Product Space (2B) Young Won Lim 2/7/12

Linear Equations with Constant Coefficients (2A) Young Won Lim 4/13/15

Bayes Theorem (10B) Young Won Lim 6/3/17

Spectra (2A) Young Won Lim 11/8/12

Complex Series (3A) Young Won Lim 8/17/13

DFT Octave Codes (0B) Young Won Lim 4/15/17

Sequential Circuit Timing. Young Won Lim 11/6/15

Utility Functions Octave Codes (0A) Young Won Lim 1/24/18

Differentiation Rules (2A) Young Won Lim 1/30/16

Implication (6A) Young Won Lim 3/17/18

Bayes Theorem (4A) Young Won Lim 3/5/18

Surface Integrals (6A)

Hamiltonian Cycle (3A) Young Won Lim 5/5/18

General Vector Space (3A) Young Won Lim 11/19/12

FSM Examples. Young Won Lim 11/6/15

Signal Processing. Young Won Lim 2/20/18

Second Order ODE's (2A) Young Won Lim 5/5/15

Complex Functions (1A) Young Won Lim 2/22/14

Introduction to ODE's (0P) Young Won Lim 12/27/14

Signal Processing. Young Won Lim 2/22/18

Resolution (7A) Young Won Lim 4/21/18

Background ODEs (2A) Young Won Lim 3/7/15

Propositional Logic Resolution (6A) Young W. Lim 12/12/16

Surface Integrals (6A)

Integrals. Young Won Lim 12/29/15

Propositional Logic Logical Implication (4A) Young W. Lim 4/11/17

Differentiation Rules (2A) Young Won Lim 2/22/16

CMOS Inverter. Young Won Lim 3/31/16

Propositional Logic Resolution (6A) Young W. Lim 12/31/16

Implication (6A) Young Won Lim 3/12/18

Probability (10A) Young Won Lim 6/12/17

Propositional Logic Logical Implication (4A) Young W. Lim 4/21/17

Hyperbolic Functions (1A)

Finite State Machine (1A) Young Won Lim 6/9/18

Transcription:

Capacitor

Copyright (c) 2011 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License". Please send corrections (or suggestions) to youngwlim@hotmail.com. This document was produced by using OpenOffice and Octave.

Charge Before Initial Final No more electrons to leave V 0 V 0 i c = C d v c d t crowded electrons prevent other electrons from arriving Energy stored in Electric Field v c (0 ) = v c (0 ) i c (0 ) i c (0 ) unyielding voltage current jump v c ( ) = V 0 i c ( ) = 0 Capacitor 3

Discharge Initial Final i c = C d v c d t No more electrons moving v c (0 ) = v c (0 ) i c (0 ) i c (0 ) unyielding voltage current jump v c ( ) = 0 i c ( ) = 0 Capacitor 4

Charge V R I V in R C V c i c = C d v c d t unyielding voltage current jump the capacitor voltage slowly follows the shape of the applied step input voltage continuous v = v R v C v c (0 ) = v c (0 ) i = i R = i C jump the capacitor current changes abruptly by the applied step input voltage and then slowly becomes zero i c (0 ) i c (0 ) Capacitor 5

Discharge V R I V in R C V c i c = C d v c d t unyielding voltage current jump continuous v = v R v C the capacitor voltage slowly follows the the shape of the applied step input voltage v c (0 ) = v c (0 ) i = i R = i C jump the capacitor current changes abruptly by the applied step input voltage and then slowly becomes zero i c (0 ) i c (0 ) Capacitor 6

Pulse v = v R v C i = i R = i C Capacitor 7

Pulse v C i C i C = C d v C d t ω i C X C v C v C i C i C Capacitor 8

Everchanging signal pairs decreasing increasing decreasing increasing decreasing increasing d d t v C i L negative positive charge discharge negative positive i C v L charge discharge Capacitor 9

Capacitor Current positive charge (positive ions) insulator negative charge (free electrons) Think as electrons move to the left Displacement Current Capacitor 10

Continuous Charing and Discharging Operations Incremental Voltage Increment Incremental Voltage Decrement Charging incrementally Charging incrementally charging incrementaly - charging incrementally - charging incrementally charging incrementaly Capacitor 11

Fully Charged and Fully Discharged Incremental Voltage Increment Incremental Voltage Decrement Fully charged Continuous Charging Continuous Discharging Fully Charged Fully Discharged Fully Discharged Fully Discharged Fully - Charged Capacitor 12

Fully Discharged : Large Current Incremental Voltage Increment Incremental Voltage Decrement Continuous Charging Continuous Discharging Fully Charged Fully Discharged Fully Discharged Fully Discharged Fully - Charged Capacitor 13

y[n1] y[n] y(t)=sin(t) t = linspace(0, pi*2, 50); t1 = t; t2 = t t(2); y1 = sin(t1); y2 = sin(t2) - sin(t1); stem(t1, y2) hold on plot(t1, y1) y [n] y [n1] = y(nt ) y ((n1)t )=sin(nt ) sin((n1)t ) Capacitor 14

Fully Charged and Fully Discharged y [n] y [n1] y[n] h = bar(t1, [y1' y2'], "stacked") set(h(1), "facecolor", "g"); set(h(2), "facecolor", "y"); hold on plot(t1, y1) axis([0 7-1 1]); y [n] y [n1] = y(nt ) y ((n1)t )=sin(nt ) sin((n1)t ) Capacitor 15

Fully Charged and Fully Discharged Fully Charged y(t)=sin(t) h = bar(t1, y2*7, "hist") set(h(1), "facecolor", "y"); hold on plot(t1, y1) axis([0 7-1 1]); Fully Discharged Fully Discharged Fully Discharged ( y [n] y[n1]) 7 Fully - Charged dy dt Capacitor 16

Everchanging signal pairs Positive Discharge Negative Discharge Positive Charge Negative Charge Negative Charge Positive Charge electrons move to the left electrons move to the right electrons move to the right electrons move to the left Capacitor 17

Everchanging signal pairs charge discharge charge discharge Capacitor 18

Everchanging signal pairs charge discharge charge discharge Capacitor 19

Everchanging signal pairs charge discharge charge discharge Capacitor 20

Everchanging signal pairs decreasing increasing decreasing increasing decreasing increasing d d t v C i L negative positive charge discharge negative positive i C v L charge discharge Capacitor 21

I leads V by 90 Initial charge Full charge I V SHORT OPEN V = 0 I = 0 I : peak V : peak Capacitor 22

References [1] http://en.wikipedia.org/ [2] J.H. McClellan, et al., Signal Processing First, Pearson Prentice Hall, 2003