Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Similar documents
Chapter 5 MOSFET Theory for Submicron Technology

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A Multi-Gate CMOS Compact Model BSIMMG

Physics-based compact model for ultimate FinFETs

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

ECE 305: Fall MOSFET Energy Bands

Part 5: Quantum Effects in MOS Devices

Long Channel MOS Transistors

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

EECS130 Integrated Circuit Devices

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Indium arsenide quantum wire trigate metal oxide semiconductor field effect transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

MOS Transistor Theory

Lecture 12: MOS Capacitors, transistors. Context

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Current mechanisms Exam January 27, 2012

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

ECE 342 Electronic Circuits. 3. MOS Transistors

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Comparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS. Yu-Hsing Cheng ON Semiconductor October 15, 2018

Lecture 3: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory

Semiconductor Physics fall 2012 problems

MOS Transistor I-V Characteristics and Parasitics

Simple and accurate modeling of the 3D structural variations in FinFETs

Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout

How a single defect can affect silicon nano-devices. Ted Thorbeck

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

A Physically Based Analytical Model to Predict Quantized Eigen Energies and Wave Functions Incorporating Penetration Effect

A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits

Chapter 4 Field-Effect Transistors

Available online at ScienceDirect. Procedia Materials Science 11 (2015 )

ECE 546 Lecture 10 MOS Transistors

Lecture 6: 2D FET Electrostatics

Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Analysis of InAs Vertical and Lateral Band-to-Band Tunneling. Transistors: Leveraging Vertical Tunneling for Improved Performance

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

Lecture 4: CMOS Transistor Theory

Application II: The Ballistic Field-E ect Transistor

Nanoscale CMOS Design Issues

Single Electron Transistor (SET)

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

VLSI Design The MOS Transistor

MOS CAPACITOR AND MOSFET

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Investigation of the band gap widening effect in thin silicon double gate MOSFETs

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

IBM Research Report. Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures

Nanometer Transistors and Their Models. Jan M. Rabaey

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

SOI/SOTB Compact Models

Lecture 04 Review of MOSFET

The Devices. Jan M. Rabaey

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

RECENTLY, A junctionless (JL) double-gate (DG) fieldeffect

EE5311- Digital IC Design

Integrated Circuits & Systems

EECS130 Integrated Circuit Devices

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors

Subthreshold and scaling of PtSi Schottky barrier MOSFETs

Index. buried oxide 35, 44 51, 89, 238 buried channel 56

in Electronic Devices and Circuits

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ECE-305: Fall 2017 MOS Capacitors and Transistors

Section 12: Intro to Devices

Lecture 11: MOSFET Modeling

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling

Power Dissipation. Where Does Power Go in CMOS?

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

MODELLING OF TUNNELLING CURRENTS IN METAL-INSULATOR-METAL JUNCTION

Surfaces, Interfaces, and Layered Devices

AS MOSFETS reach nanometer dimensions, power consumption

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

Device Models (PN Diode, MOSFET )

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions

Transcription:

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel Bhadrinarayana L V 17 th July 2008 Microelectronics Lab, Indian Institute of Science.

Introduction Why Double Gate? Excellent short-channel effect (SCE) immunity and close to an ideal subthreshold slope (60 mv/dec), resulting in a very high on-off ratio. Better SCE immunity allows the use of low-doped/undoped channels, which improves channel carrier transport properties (mobility), eliminates dopant fluctuation problems. Double Gate (DG) FETs have emerged as the most promising technology for sub-50nm transistor design. However, analysis and control of the gate tunneling leakage in DGFET is necessary to fully exploit their advantages.

Outline Study and Implementation of existing Gate Leakage Model for MOSFET and implementing them in DG MOSFETs. Study and Implementation of Yuan Taur Model for Charge Distribution and Voltage Profile for DG-FET Modeling of Gate leakage using Yuan Taur Model ( Classical ) Constructing a Quantum model for charge distribution and corresponding gate leakage. Comparison and analysis of results.

Gate Current in n-channel MOSFETs Fowler-Nordheim tunneling Tch - Wentzel Kramers Brillouin Tunnelling coefficient A function of Oxide electric field C- correction factor A function of Sheet charge Density A- Constant

Results for n-mos Analytical approach to integrate the different components of direct tunneling current through ultrathin gate oxides in n-channel metal oxide semiconductor field-effect transistors Kingsuk Maitra

Double Gate MOS The gate current can be modeled to double gate using a similar approach Finding the Charge Distribution Oxide Electric Field. Using Fowler-Nordheim tunneling to find Gate current using the same method used in a nmos.

Charge Distribution and Oxide Electric Field Charge distribution and Electric Field can be modeled broadly in two different ways Classical Using Yuan Taur Model for DG MOS which involves solving Poisson equation assuming states are continuous Quantum Solving simultaneous Schroedinger and Poisson Equations for a finite barrier quantum well

Classical model -Yuan Taur Model

Yuan Taur Model for DG MOS Charge distribution and Oxide Electric field is obtained by solving one dimensional Poisson Equation Integrating twice we get Beta is found out using the boundary conditions.

Yuan Taur Model for DG MOS Which on simplification yields Beta is a function of y, independent of x Drain current is found out using Pao Sah's integral Writing in terms of Beta we get

Yuan Taur Model for DG MOS Drain Current is found out using boundary conditions The boundary conditions to find out Betad and Betas are solved numerically using Newton's method. Charge is written in terms of Beta Using the above expressions, Drain current is found out.

Yuan Taur Model for DG MOS Drain current is modeled is checked with Yuan Taur's results A Continuous, Analytic Drain-Current Model for DG MOSFETs Yuan Taur Simulated results

Charge profile and Voltage profile Using Sheet charge density and boundary conditions, Charge profile is found out as a function of distance

Leakage Current Gate current increases significantly after 0.4-0.5 V Given by the following expression Vgs=

Dependence on Body thickness As expected the gate leakage current is found to reduce slightly on reduction of body thickness.

Charge and Oxide voltages

Vds Effect The Voltage profile across the length of the device is independent of the drain voltage when the MOS is in saturation mode and hence the Leakage current profile is also

Quantum Model Obtained by solving Schroedinger and Poisson equations. The equations are numerically solved using Euler's Difference method. The wavefunction is assumed to go to zero at the boundaries (Though actually wavefunction penetration into the oxide takes place).

Quantum Model Increase in charge density in after 10^25/m^3 is less pronounced. The voltage at which a carrier charge density of 10^25/m^3 is achieved is strongly dependent of body thickness.

Quantum Model- Gate leakage Gate leakage dependence on Gate Oxide thickness and Body thickness

Comparison of Gate leakage Currents Slightly higher gate current in Classical Model

Comparison Classical Vs Quantum Dependence on well width is well pronounced in the case of quantum model when compared to that of the classical one

Comparison Classical Vs Quantum

Comparison Classical Vs Quantum The difference is found to be significant at small body thickness due to quantization effects. For all values of body thickness the Classical result yields 5-8 times more leakage current than quantum model

Comparison with nmos(classical) For all voltages gate current is lesser in DG MOS than nmos At lower voltages, gate current in DG MOS is significantly lesser

Conclusion Gate current is found to be less in DG MOS than NMOS at low voltages Classical Model cannot be used for Channel thicknesses lesser than 5nm as quantization becomes predominant. In DGMOS with ultra-thin Gate thicknesses, Gate current is strongly dependent on Channel thickness. Aggressive scaling of Body thickness will result in several orders of reduction in gate current at lower gate voltages

Future Research The above methods with small modifications can be used to model gate leakage current VDFETs(Vertrical Drain FET), FinFETs and GAA(Gate all around) Transistors More accurate dependence on drain voltage can be obtained by solving 2D Schroedinger equation considering coupled effects of Gate Oxide and Source-Drain Fields and Short Channel effects. Leakage current can more accurately modeled by allowing wave function penetration and allowing exponential decay of wave function inside the gate oxide.