1

Similar documents
Thin Wafer Handling Debonding Mechanisms

Thin Wafer Handling Challenges and Emerging Solutions

XBC300 Gen2. Fully-automated debonder and Cleaner

Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG

LATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING

Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration

Passionately Innovating With Customers To Create A Connected World

A Temporary Bonding and Debonding Technology for TSV Fabrication

EV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group

SHRINK. STACK. INTEGRATE.

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography

Advances in Back-side Via Etching of SiC for GaN Device Applications

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

EV Group. Engineered Substrates for future compound semiconductor devices

Introduction to Photolithography

CHARACTERIZATION OF DEEP REACTIVE ION ETCHING (DRIE) PROCESS FOR ELECTRICAL THROUGH-WAFER INTERCONNECTS FOR PIEZORESISTIVE INERTIAL SENSORS

Paper and Cellulosic Materials as Flexible Substrates for 2D Electronic Materials

BONDING PARAMETERS OPTIMIZATION IN LOW TEMPERATURE ADHESIVE WAFER BONDING PROCESS USING SU-8 AS AN INTERMEDIATE ADHESIVE LAYER

Thermal Resistance Measurement

Practical Considerations and Solutions for Temperature-Dependent S-Parameter Measurement for Accurate Parameter Extraction of

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Structuring and bonding of glass-wafers. Dr. Anke Sanz-Velasco

SUPPLEMENTARY FIGURES

Supplementary Materials for

MICROCHIP MANUFACTURING by S. Wolf

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)

ASML Approach to Euv Reticle Handling

Competitive Advantages of Ontos7 Atmospheric Plasma

Introduction. Sample kit content

Supplementary Information

Lecture 0: Introduction

Supplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO2. Supplementary Figure 2: Comparison of hbn yield.

Study of Iso/Dense Bias of BARCs and Gap-Fill Materials on Via Wafers Runhui Huang, Brewer Science, Inc Brewer Dr., Rolla, MO 65401, USA

Type of material Numbers of FREE electrons Resitsivity/ resitance Insulator LOW HIGH Semi-Conductor MEDIUM MEDIUM Conductor HIGH LOW

Double-Sided Chip Resistors

Semiconductor Polymer

WW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201

Mask/Reticle Cleaning Systems

STANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE ( INCH EUV RETICLES

Techniken der Oberflächenphysik (Techniques of Surface Physics)

Coromant Capto Short Adapter

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

FRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES

Bindzil and Levasil product guide. Colloidal silica dispersions functions and applications

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Data sheet FIXED CHIP RESISTORS; RECTANGULAR TYPE & WIDE TERMINATION. AEC-Q200 qualified. RoHS COMPLIANCE ITEM Halogen and Antimony Free

FIXED THICK FILM CHIP RESISTORS; RECTANGULAR TYPE & HIGH OHM. RoHS COMPLIANCE ITEM Halogen and Antimony Free

Data sheet FIXED THICK FILM CHIP RESISTORS; RECTANGULAR TYPE ANDULTRAHIGH VOLTAGE. AEC-Q200 qualified. RoHS COMPLIANCE ITEM Halogen and Antimony Free

Nanotechnology Fabrication Methods.

RS 1700/1900/2300/2900 High Density Reticle Stockers

Dielectric Analysis of Solid Insulations

The solution for all of your

SurPASS. Electrokinetic Analyzer for Solid Samples. ::: Innovation in Materials Science

Developer-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

Dr. OligoTM DNA / RNA / OLIGO SYNTHESIZERS

Coating Requirements for Pipelines Installed by Horizontal Directional Drilling John D. Hair, P.E.*

Peltier Application Note

Chapter 10 3D Integration Based upon Dielectric Adhesive Bonding

F R A U N H O F E R I N

SPECIFICATION. Topview 5550 SMD LED IWS 505-UG-K3. Product : Topview 5550 SMD LED Part No : IWS-505-UG-K3 Customer : Date : Ver.1.

CORRELATION BETWEEN HOT PLATE EMISSIVITY AND WAFER TEMPERATURE AT LOW TEMPERATURES

WW12E, WW08E, WW06E ±5%, ±1% Thick film low ohm chip resistors Size 1206, 0805, 0603 RoHS Exemption free and Halogen free

Data sheet FIXED THICK FILM CHIP RESISTORS; RECTANGULAR TYPE RMC1/32,1/20,1/16S,1/16,1/10,1/8,1/4,1/2,1. AEC-Q200 qualified (Without RMC1/32)

MOCVD Carrier Emissivity and Temperature Uniformity Characterization

Cat. Multi-Processors. Hydraulic Excavators. Multi-Processor/Hydraulic Excavator Compatibility. Features: Maximum Productivity.

OPTIMIZATION OF DIELECTRICS SURFACE PREPARATION FOR VACUUM COATING

Slide 1 Raymond Jin, Adcon Lab, Inc.

percolating nanotube networks

VACUUM TECHNOLOGIES NEEDED FOR 3D DEVICE PROCESSING

Supplementary Information Our InGaN/GaN multiple quantum wells (MQWs) based one-dimensional (1D) grating structures

Temperature Compensation for MEAS Pressure Sensors

DEVELOPMENT OF DROP WEIGHT IMPACT TEST MACHINE

SL27C SL32C. ScreenLine. Technical Catalogue. english. double-glazed unit 27 mm 32 mm

MEEN Nanoscale Issues in Manufacturing. Lithography Lecture 1: The Lithographic Process

Carrier Transport by Diffusion

2017 IEEE 67th Electronic Components and Technology Conference

3/4W, 2010 Low Resistance Chip Resistor

Supplementary Figures

RS-C Flexible Reticle Stocker

Dielectric constant measurement of P3HT, polystyrene, and polyethylene

Surface Mount UV LED. NUVA33 Series PART NUMBERING SYSTEM. WAVELENGTH CODES Code Nominal Wavelength

Pattern Transfer- photolithography

Anti-Surge THICK FILM CHIP FIXED RESISTOR

LMM-H04 Mass Air Flow Sensor

Indicative Course. Content. for. Training in. Metal-to-Metal. Bonded Repairs

Dan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016

SMD Switch SI-C3436A General specification. Soldering conditions Reflow Soldering condition. Standard Reel Dimensions (mm) Packing specification

Practical 1P4 Energy Levels and Band Gaps

NOVEL APPROACHES TO THE TACKIFICATION OF PRESSURE SENSITIVE ADHESIVES

Data sheet FIXED THICK FILM CHIP RESISTORS; RECTANGULAR TYPE AND HIGH POWER ANTI SURGE. AEC-Q200 qualified

Resonance Reduction In PCBs Utilising Embedded Capacitance

The Solubility is the Solution

Elcometer 116C. Sling Hygrometer. Operating Instructions

Variable Capacitance Accelerometers: Design and Applications

Title: ASML Stepper Semiconductor & Microsystems Fabrication Laboratory Revision: B Rev Date: 12/21/2010

Dynamization evolution of Dry Etch Tools in Semiconductor Device Fabrication Gordon Cameron Intel Corp (November 2005)

Multi Core-Drill. Laboratory Asphalt Core-Drill

HARTING D-Sub Selection Guide

Transcription:

Process methodologies for temporary thin wafer handling solutions By Justin Furse, Technology Strategist, Brewer Science, Inc. Use of temporary bonding/debonding as part of thin wafer handling processes is rapidly increasing in the chip stacking (memory and logic), high-power radio-frequency (RF) device, light-emitting diode (LED), and solar energy market segments. Several temporary bonding technologies have been developed which feature different methods for debonding fragile device wafers from carriers: chemical release, thermal slide separation, and ZoneBOND debonding. ZoneBOND Technology Slide Debonding Technology Chemical Release Technology Adhesive on Device Slide Heat Perforated Carrier Release Zone ZoneBOND Carrier Stiction Zone Low- stress, room temperature debonding Manual debonding tool available ZoneBOND process bonding materials Slide Automated and manual debonding tools available Wafer sizes 50 mm to 300 mm WaferBOND HT- 10.10 bonding material Materials with higher thermal budget available Solvent for Chemical Release Low initial investment Suitable for low- volume production WaferBOND CR- 200 bonding material For all three methods, a polymer-based material is spin coated onto the device substrate. The coated device substrate is then transferred to a bonding chamber where it is aligned with a carrier and press bonded to the carrier, usually under vacuum and at high temperatures, to ensure a uniform bonding layer. Often application engineers must determine which temporary bonding/debonding method is the most appropriate process flow for their specific application. In many cases, the initial stage of development consists of proving the feasibility of using a spin-applied chemical release temporary bonding material layer. The chemical release process requires very little force to release the thinned device wafers from carriers, so it can be implemented without significant capital investment. Essential equipment includes a precision spin coater for applying the polymeric bonding material, a hot plate for thermally curing the film, and a tank for completing the debonding process. This process also utilizes a perforated carrier wafer to expose the bonding material layer to the removal solvent during the postthinning immersion step. The bonding material remover migrates through the perforations, softening and eventually liquefying the bonding material, thus allowing the carrier wafer to be released gently from the thinned device substrate. Typical soak time to achieve wafer release ranges from 2 to 4 hours depending on bonding material composition and thickness, perforation pattern, and substrate diameter. The chemical release process is often recommended for low-volume, small-format, and compound semiconductor (CS) III-V materials. www.brewerscience.com 1

Perforated sapphire carrier from Insaco www.insaco.com Perforated Carrier Solvent for Chemical Release ~ 2-3 hours ~30 minutes Thermal slide debonding is ideal for small-format applications with throughput requirements of 500-600 wafers (50-150 mm in diameter) per week and with thermal budgets up to 220 C. This technique requires a planar backside surface on both the device wafer and the carrier for applying vacuum and generates throughputs of 8-14 wph for wafer sizes 150 mm. Thermal slide debonding technology is currently being successfully utilized with process yields of 90% for both CS and Si materials, including highpower RF, LED, and solar applications. As with the chemical release technique, a thermoplastic material is spin coated uniformly in a layer 50-100 µm thick on a device substrate and is thermally cured with a high-uniformity bake plate. Bonding media thickness is determined by the overall height of device topography and by bonding material selection. The coated device and a full-thickness carrier substrate (commonly glass, Si, or sapphire) are loaded together into an evacuated process chamber and bonded using heating and compression. After the bonding process, the wafer pair undergoes processing such as edge trimming, backgrinding, and chemical-mechanical polishing. The wafer pair is then ready for the thermal slide debonder. Thermal slide debonding requires precise control of platen temperature uniformity, x-positional pull force, vacuum fluctuation between carrier/device and platen, lower platen z-position, and co-planarity between platen surfaces. Bonded pairs are generally processed with the thinned device wafer oriented to contact the upper platen surface, and the carrier is held with vacuum to the lower platen, as seen in the graphic below. After the pair is successfully loaded, the lower platen moves to the process (press) position directly under the upper platen. After reaching this location, the lower platen is raised to a predetermined z-position www.brewerscience.com 2

(height). When the appropriate level of vacuum is sensed on both the upper and lower platens, the upward movement stops to ensure the wafer pair is not over compressed. The pair is then allowed to stabilize to ensure minimal thermal gradient, and the lower platen then begins to move in the opposite x- direction with process-specific pull force and speed parameters. Movement continues until the wafers are separated. In a Brewer Science Cee 1300DB or 1300CSX slide debonder, z-position, x-position, force, speed, upper and lower vacuum, upper and lower temperature, and duration of the process cycle are monitored, controlled, and logged. The consistent profile of these variables is evidence of appropriate debonding parameters and may be used for statistical process control. Coat Bake Cee 1300X Bond (Cee Benchtop Bonder Coming Soon) Debond Cee 1300CSX Clean Cee 300MXD Cee 200X The latest low-stress, high-volume bonding technology is known as the Brewer Science ZoneBOND process. This process is capable of separating large-format wafer pairs (with diameters of 200 mm or larger) containing large topography and/or perforations at 4 minutes per debonding cycle ( 14 wph for 200-mm wafers). This technique features a high-tack stiction zone about 1.5 to 4.5 mm wide at the outer circumference of the carrier, and the center is treated with a low-stiction material. The device wafer is then coated with the thermoplastic bonding material and is thermally compressed to the carrier, as with the two previous bonding techniques. www.brewerscience.com 3

Following the thinning and backside processing, the device wafer is separated from the carrier at room temperature. However, before separation, the stiction zone at the edge must first be weakened or removed. This preparation can be performed on a ZoneBOND edge preparation tool, which features a rotary system designed to hold a full cassette of bonded pairs and rotate the substrates at 0.3-0.5 rpm while exposing the outer 5 mm of the wafer pairs to a solvent that removes the temporary bonding material. After the edge zone is prepared, the device wafer is mounted to another temporary carrier such as a film frame and is then loaded into the ZoneBOND separation tool. In the Brewer Science ZoneBOND separation tool, the mounted device wafer is supported with vacuum applied through a full-surface porous ceramic chuck and a concentric clamping ring completely surrounds the perimeter of the carrier wafer during the separation sequence. During the debonding step, the porous vacuum chuck is precisely lowered by means of a pneumatic proportional valve while the positively gripping clamp ring applies force to at least one edge of the carrier in the away from the device wafer and completes the peel separation. After debonding is completed, the mounted device wafer is extracted. The ZoneBOND process is compatible with all wafer sizes, thicknesses, materials, and surface topographies. It is also uniquely suited to safely handle substrates without planar surfaces (that is, surfaces that are not vacuum compatible) containing large through-hole perforations and/or front-side topography. This methodology uses the following process flow. [Figure is continued on next page] www.brewerscience.com 4

Conclusion All three of these thin wafer handling technologies have been used successfully in device production. When you are deciding on the best process for your device, consider your thermal budget, throughput, and volume. For questions about process methodologies for temporary thin wafer handling solutions, please email info@brewerscience.com, or visit http://www.brewerscience.com/thin-wafer-handling-packaging. About Brewer Science Brewer Science is a global technology leader in developing and manufacturing innovative materials, processes, and equipment for the reliable fabrication of cutting-edge microdevices used in electronics such as tablet computers, smartphones, digital cameras, televisions, and LED lighting. Brewer Science provides process flexibility and a competitive edge for its customers and plays a critical role in the supply chain. Since 1981, when its ARC materials revolutionized lithography processes, Brewer Science has expanded its technology to include products enabling advanced lithography, thin wafer handling, 3-D integration, chemical and mechanical device protection, and products based on carbon nanotubes and nanotechnology. With its headquarters in Rolla, Missouri, Brewer Science supports its worldwide customers through a service and distribution network in North America, Europe, and Asia. 2013 Brewer Science, Inc. www.brewerscience.com 5