ENGR-4300 Fall 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points)

Similar documents
ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR-2300 Electronic Instrumentation Quiz 3 Fall 2013 Name Section. Question III (25 Points) Question IV (25 Points) Total (100 Points)

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR-4300 Electronic Instrumentation Fall 2000

Chapter 5 Synchronous Sequential Logic

The logic is straightforward. Adding two 0s will result in 0. Adding two 1s results in 10 where 1 is the carry bit and 0 is the sum bit.

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Digital Electronics Final Examination. Part A

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

CHW 261: Logic Design

Where, τ is in seconds, R is in ohms and C in Farads. Objective of The Experiment

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Chapter 4. Sequential Logic Circuits

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Synchronous Sequential Logic

Sequential Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

ECE20B Final Exam, 200 Point Exam Closed Book, Closed Notes, Calculators Not Allowed June 12th, Name

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Up/down binary counter with separate up/down clocks

Lecture 17: Designing Sequential Systems Using Flip Flops

Synchronous Sequential Circuit Design. Digital Computer Design

Chapter 7 Combinational Logic Networks

Lab #10: Design of Finite State Machines

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

Sample Test Paper - I

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Digital Electronics Circuits 2017

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

University of Florida EEL 3701 Fall 2014 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Wednesday, 15 October 2014

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Digital Electronics. Part A

EE141Microelettronica. CMOS Logic

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

University of Florida EEL 3701 Summer 2015 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Tuesday, 30 June 2015


MECH 1500 Final Part 2 Review

ELCT201: DIGITAL LOGIC DESIGN

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

ELE2120 Digital Circuits and Systems. Tutorial Note 9

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

DM7490A Decade and Binary Counter

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Digital Logic Design - Chapter 5

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

Synchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

(d) describe the action of a 555 monostable timer and then use the equation T = 1.1 RC, where T is the pulse duration

74VHC123A Dual Retriggerable Monostable Multivibrator

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Experiment 9 Sequential Circuits

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

Synchronous 4 Bit Counters; Binary, Direct Reset

EET 310 Flip-Flops 11/17/2011 1

74LS393 Dual 4-Bit Binary Counter

ELCT201: DIGITAL LOGIC DESIGN

Hold Time Illustrations

Analysis of clocked sequential networks

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

Problem Set 9 Solutions

14.1. Unit 14. State Machine Design

CPE100: Digital Logic Design I

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

Lecture 9: Digital Electronics

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

I. Motivation & Examples

Sequential Circuits Sequential circuits combinational circuits state gate delay

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

Homework #4. CSE 140 Summer Session Instructor: Mohsen Imani. Only a subset of questions will be graded

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Digital Integrated Circuits A Design Perspective

Digital Electronics I

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

Please read carefully. Good luck & Go Gators!!!

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

Shift Register Counters

Digital Design through Arduino

Topic 8: Sequential Circuits

Transcription:

ENGR-4300 Fall 008 Test 3 Name SOLUTION Section (MR 8:00) (TF :00) (circle one) Question I (0 points) Question II (5 points) Question III (0 points) Question I (0 points) Question (5 points) Total (00 points): On all questions: SHOW ALL WORK. BEGIN WITH FORMULAS, THEN SUBSTITUTE ALUES AND UNITS. No credit will be given for numbers that appear without justification. of 0

Question I Astable Multivibrator (0 points). (4pt) The 555 timer circuit shown is to have a duty cycle of 66.67% (/3). For a given C, what ratio of resistors R/R will produce this duty cycle Duty Cycle=/3=T/T=(R +R )/(R +R ) /3 = (R +R )/(R +R ) R +4R = 3R +3R R = R R /R = 9dc R 4 R 5 6 7 C C 0.0u CC 8 GND X TRIGGER RESET OUTPUT CONTROL THRESHOLD DISCHARGE 555D 3 Rload 0. (4pt) Using a ratio of R/R = and with C = 50µF, calculate the values for R and R needed to yield a frequency of 5Hz. R = R / f =.44/(R + R )C f =.44/(R + (R /))C 5 =.44/(R )(50µ) R =.44/( x 5 x 50µ) =.88k R = R / =.44k 3. (pt) For an ideal 555, what are the maximum and minimum voltages on pin above during normal operation? min = /3 = /3 x 9 =3 max = /3 = /3 x 9 =6 4. (4pt) For an ideal 555, what are the maximum and minimum voltages on pin 7 above during normal operation? min = ground =0 max = R/(R+R)x(9-6) + 6 = (/3)(3)+6 = 7 of 0

Question I Astable Multivibrator (continued) 5. (6pt) Plot on the axes below the voltages on pins and 7 of the circuit above and be sure to label each. HINT: you may want to find the Duty Cycle first. 0 8 6 4 0 0s 0.s 0.4s 0.6s 0.8s.0s (0) Time 0 8 6 4 0 0s 0.s 0.4s 0.6s 0.8s.0s (X:THRESHOLD) (R:) Time Duty Cycle = (R+R)/(R+R) =.5/ = ¾ = 75% pin swings between 3 and 6 (/3 & /3 of 9) pin3 is either grounded (0) or /3 of the difference between 9 and C 3 of 0

Question II Combinational Logic Circuits (5 points) A UA 7404 UA 3 F 743 3 U5A S 740 B UB 3 4 4 5 UB 6 G 7404 743 3 U4A C 74. Complete the table below for the circuit above (4 pts: all or nothing, continuation of mistakes will be deducted) A B F G S C 0 0 0 0 A B Anot Bnot F G S C 0 0 0 0 0 0 0 0 0 0 0 0 0. A logic circuit (NOT the same as above) has the following truth table. Combining bits RST as a 3-bit binary number, fill in the decimal value in the table (4 pts) 4 of 0

Question II Combinational Logic Circuits (continued) A B C R S T RST as a Decimal Number 0 0 0 0 0 0 0 0 0 0 0 3 3. If A, B, and C are treated as -bit binary number inputs, what ARITHMATIC operation is being performed in creating the output RST? (4 pts: continuation of mistake above will be deducted) Addition 4. Of the basic -input logic gates, which could be used for the ARITHMATIC multiply operation of -bit binary numbers A and B. (3 pts) AND 5 of 0

Question III Sequential Logic Circuits (0 points) OFFTIME =.5mS DSTM ONTIME =.5mS CLK DELAY = 0 STARTAL = 0 OPPAL = UA 7404 UC 5 6 4 U4A J Q 3 CLK Q K CLR 3 7407 7404 A UA QA 3 QB 4 QC 5 QD 6 CLR 74393 U5A 7437 3 UD 9 8 7404 8 9 U4B J Q 5 CLK Q 6 K CLR 7407 0 OFFTIME = s DSTM ONTIME =.0m CLK DELAY = 0 STARTAL = 0 OPPAL = UB 3 4 7404 In the circuit pictured above, clock DSTM provides a clock signal to a counter and two flip flops. The flip flops are clocked one half cycle after the counter to allow for propagation of the signals through the gates. (The counter changes on the negative edge of DSMT and the flop flops change on the negative edge of UA:Y.) DSTM provides an initial reset pulse to both chips. This is required by PSpice to ensure that all sequential devices start in a known state.. The timing diagram below shows the reset pulses and the clock signals. Sketch the following signals in the space provided: the output from the counter (UA:QA, UA:QB, & UA:QC); the output from the combinational logic (UC:Y=U4A:J, U5A:Y=U4A:K=U4B:J, & UD:Y=U4B:K); and the output from the flip flops (U4A:Q & U5A:Q). ( pts per trace = 6 pts) 6 of 0

. A 4-bit counter is cleared and then receives a string of clock pulses. What are QA, QB, QC and QD after clock pulses? Clearly indicate the state of each signal. ( pts) QD QC QB QA 0 3. A 4-bit counter is cleared and then receives a string of clock pulses. What are QA, QB, QC and QD after clock pulses? Clearly indicate the state of each signal. (pts) QD QC QB QA 0 0 7 of 0

Question I Switching Circuits (0 points) In the circuit above, the voltage source pulse puts out a sequence of pulses and the voltages at the source and three other points are monitored (marked A, B, C, and D). The relay model used by PSpice lists the resistance of the coil to be 00 ohms (This is important!):. If pulse is off: a) What is the voltage at point D? ( pt) Explain why (circuit drawing with comments) ( pt). b) What is the voltage at point C? ( pt) Explain why (circuit drawing with comments) ( pt). 8 of 0

Question I Switching Circuits (continued). If pulse is on (3): a) What is the voltage at point D? ( pt) Explain why (circuit drawing with comments) ( pt). b) What is the voltage at point C? ( pt) Explain why (circuit drawing with comments) ( pt). 9 of 0

Question I Switching Circuits (continued) 3. Using this information and the overall circuit diagram, identify which of the following plots goes with this circuit (4 pts) AND label points A, B, C and D (8 pts) on the plot. (Mistakes will be carried over from parts b and c as a deduction). 0 of 0

of 0

of 0

Question Comparators and Schmitt Triggers (5 points). (pt) A typical rural dwelling has a well, pump, and pressure tank to supply the household water. The system is designed to turn on the pump when the tank water pressure is 0psi and turn it off when it reaches 40psi. What is the name associated with a switching system exhibiting this behavior? Schmitt trigger or Hysteresis U Pressure Sensor Signal 4-3 + 7 U 0dc 0 - OS 6 OUT 5 OS + 0 40ac NC COM NO A B Relay _SPDT_nb Water Pump R R ref 0. (3pt) Given a tank pressure sensor transducer circuit that outputs 0.5/psi ( in the above circuit), what would be appropriate voltage thresholds for the high power ideal op-amp circuit to match the pump s two switching points? + low = 0psi x 0.5/psi = 0 + high = 40psi x 0.5/psi = 0 3. (5pt) On the axes below sketch the input-output curve for the circuit in. Be sure to scale both axes. out in 3 of 0

Question Comparators and Schmitt Triggers (continued) 4. (6pt) Set up the equations to find appropriate values for R, R, and ref in the circuit above in terms of the op-amp s supply voltages and the desired switch points for the water pump. v+= v+ v+ high low R R + R = = ( v R R+ R R R + R out ref ( + 0 v (0 v ref ) + ref ) + v ref ) + v ref ref =+ 0 =+ 0 5. (4pt) Given that R = k, find the values of R and ref. (hint: two equations two unknowns: simplify v+ high and/or v+ low ) May solve simultaneous system of equations, but by inspection: if R = k and ref = 0 then v+ low = (0 0) + 0= 0+ 0=+ 0 v+ high = ( + 0 0) + 0=+ 0 6. (5pt) If the circuit below is built (note new op-amp + supply), what are the high and low pressure switching points, given the same pressure transducer? U Pressure Sensor Signal 4-3 + 7 U 5dc 0 - OS 6 OUT 5 OS + 0 40ac NC COM NO A B Relay _SPDT_nb Water Pump.k 4.7k +5 0 4 of 0

v+ v+ high low = =.k.k+ 4.7k.k.k+ 4.7k ( + 5 5) + 5=+ 7.0 Pressure (0 5) + 5=+.95 Pressure low high = 34psi = 3.9psi 5 of 0

Answer to part 3. +0 out 0 0 in -0 6 of 0