NJW CHANNEL ELECTRONIC VOLUME

Similar documents
4-Channel Electronic Volume with Input Selector. Available for using four chips on same serial bus line

NJW1141M AUDIO PROCESSOR

AUDIO PROCESSOR with Input Selector

UNISONIC TECHNOLOGIES CO., LTD U2429

NJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM

AUDIO PROCESSOR with Subwoofer Output

Io=500mA LDO with Reset function

UNISONIC TECHNOLOGIES CO., LTD TDA7269

4.1-channel Electronic Volume with 3 Band Equalizer

NJW1146A. Audio Processor with BBE PACKAGE OUTLINE

DESCRIPTION FEATURES APPLICATIONS. Audio Processor IC

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

unit:mm 3006B-DIP

TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR WITH AGC PS1 AGC LP L-IN1 R-IN1 L-IN2 R-IN2 L-IN3 R-IN3 L-IN4 R-IN4 L-IN5 R-IN5 L-MUX

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

Preliminary Datasheet

I2 C Compatible Digital Potentiometers AD5241/AD5242

Obsolete Product(s) - Obsolete Product(s)

PT W/CH Stereo Filter-free Class-D Audio Power Amplifier

TDA7442 TDA7442D TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR 1 FEATURES 2 DESCRIPTION. Figure 1. Packages

DIGITALLY CONTROLLED AUDIO PROCESSOR

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

TDA7342 DIGITALLY CONTROLLED AUDIO PROCESSOR

SGM48753 CMOS Analog Switch

Obsolete Product(s) - Obsolete Product(s)

LH5P8128. CMOS 1M (128K 8) Pseudo-Static RAM PIN CONNECTIONS

TEA6422 BUS-CONTROLLED AUDIO MATRIX

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

TDA7439DS. Three-band digitally-controlled audio processor. Features. Description

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch


VFD- RoHS Compliant M0116MY-161LSBR2-1. User s Guide. (Vacuum Fluorescent Display Module) For product support, contact

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC4067; 74HCT channel analog multiplexer/demultiplexer

LV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

TDA7429L 3 BAND EQUALIZER AUDIO PROCESSOR WITH SUBWOOFER CONTROL

74HC4051; 74HCT channel analog multiplexer/demultiplexer

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

S-57M1 Series HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Package. ABLIC Inc., Rev.1.

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

9-Channel 64steps Constant-Current LED Driver with SPI Control. Features

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

ADC Bit, 50MHz Video A/D Converter

PI4GTL bit bidirectional low voltage translator

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

AZ DISPLAYS, INC. COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY


S-4670A. 128-bit THERMAL HEAD DRIVER FEATURES BLOCK DIAGRAM. Rev. 1.1

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

3.3 V 256 K 16 CMOS SRAM

LB1846M, 1848M. Low-Voltage/Low Saturation Voltage Type Bidirectional Motor Driver

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

*1. Attention should be paid to the power dissipation of the package when the output current is large.

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

LH5P832. CMOS 256K (32K 8) Pseudo-Static RAM

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 162A0(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE :NOV.18,1999 TOTAL PAGE : 8 APPROVED BY:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook


MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

High Speed Super Low Power SRAM

5.0 V 256 K 16 CMOS SRAM

S-5743 A Series 125 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC. Features. Applications. Package.

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

Octal 3-State Noninverting Transparent Latch

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

AN80xx/AN80xxM Series

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Maintenance/ Discontinued

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

70 mv typ. (2.8 V output product, I OUT = 100 ma)

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

ABLIC Inc., Rev.2.2_02

S-57K1 A Series FOR AUTOMOTIVE 125 C OPERATION HIGH-WITHSTAND VOLTAGE HIGH-SPEED BIPOLAR HALL EFFECT LATCH IC. Features. Applications.

AN8814SB. 4-channel driver IC for optical disk drive. ICs for Compact Disc/CD-ROM Player. Overview. Features. Applications.

S-5841 Series TEMPERATURE SWITCH IC (THERMOSTAT IC) Features. Applications. Packages. Seiko Instruments Inc. 1.

HN27C1024HG/HCC Series

Display Colors. Outline Dimension. Recommended Driving Condition for Back Light Specifications Min. Typ. Max.

±1.0% (1.0 V to 1.45 V output product : ±15 mv)

HN27C4096G/CC Series. Ordering Information. Features word 16-bit CMOS UV Erasable and Programmable ROM

Maintenance/ Discontinued

RT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information.

60 db typ. (2.8 V output product, f = 1.0 khz) Built-in overcurrent protection circuit: Limits overcurrent of output transistor.

DatasheetArchive.com. Request For Quotation

Transcription:

2-CHANNEL ELECTRONIC VOLUME GENERAL DESCRIPTION NJW9 is a two channel electronic volume IC. It is included output buffer amplifier and also resistor output terminal for using external amplifier to customize for your application. These functions are controlled by three-wired serial data. And the chip selector is available for using four chips on same serial bus line. It s available for two-channel stereo and or multi-channel audio volume. PACKAGE OUTLINE NJW9V NJW9M NJW9D FEATURES Operating Voltage Three-Wired Serial Data Control Chip Selector Volume Bi-CMOS Technology Package Outline ±. to ±7.V available for using four chips on same serial bus line. 0 to -9dB/dBstep, MUTE SSOP6, DMP6, DIP6 BLOCK DIAGRAM B OUT L IN L OUT L VOL B OUT R IN R OUT R CE0 CE VOL 2 Inter-face & Logic Bias V GND 3 Wired Control Data V-

PIN ASSIGNMENT 6 ABSOLUTE MAXIMUM RATING (Ta=2 C) PARAMETER SYMBOL RATING UNIT Power Supply Voltage V /V - 8/-8 V Maximum Input Voltage V IM V /V - ( ) Power Dissipation P D SSOP6 ; 300 DMP6 ; 300 DIP6 ; 00 Operating Temperature Range Topr -0 to 8 C Storage Temperature Range Tstg -0 to 2 C ELECTRICAL CHARACTERISTICS (Ta=2 C,V/V- = 7V/-7V, R L=7kΩ) V mw ( ) For the maximum input voltage less than V /V - PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT Power Supply 8 9 No. Symbol Function OUTL Lch External Opamp Input Connection Terminal 2 BOUTL Lch Output 3 VDD_OUT Internal VDD Noise Rejection Capacitor Terminal BOUTR Rch Output OUTR Rch External Opamp Input Connection Terminal 6 VSS_OUT Internal VSS Noise Rejection Capacitor Terminal 7 V Power supply voltage input 8 V- - Power supply voltage input 9 INL Lch Input 0 INR Rch Input CE0 Chip Enable Terminal 0 2 CE Chip Enable Terminal 3 DATA Control data signal input CLOCK Clock signal input LACTH Latch signal input 6 GND Ground Operating Voltage V. 7.0 7. V Operating Voltage 2 V- -7. -7.0 -. V Supply Current I CC No signal -. 9.0 ma Supply Current 2 I EE No signal -. 9.0 ma Input/Output Characteristics (BOUTL : 2pin, BOUTR : pin) Maximum Output Voltage Voltage Gain Channel Gain Balance Channel Gain Balance 2 Maximum Attenuation Mute Level Output Noise Voltage Total Harmonic Distortion Channel Separation V OM G V G V G V2 A TT Mute V NO THD CS f=khz,thd=% Volume=0dB V IN=Vrms, f=khz Volume=0dB V IN=Vrms, f=khz Volume=0dB V IN=Vrms, f=khz Volume=-60dB V IN=Vrms, f=khz Volume=-9dB, A-weight V IN=Vrms, f=khz Volume=Mute, A-weight Volume=0dB, Rg=0Ω, A-weight Vo=Vrms, f=khz, Volume=0dB, BW=00-30kHz Vo=Vrms, f=khz, A-weight Volume=0dB, Rg=0Ω 3.0.0 - Vrms -0. 0 0. db -0. 0 0. db -.0 0.0 db - -9 - db - -0 - db - -0 (.6µ) -9 (7.8µ) dbv (Vrms) - 0.00 0.0 % - -00-90 db 2

ELECTRICAL CHARACTERISTICS (Ta=2 C,V/V- = 7V/-7V) PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT Logic Control Characteristics High Level Input Voltage V IH DATA, CLOCK, LATCH, CE0, CE Terminal Input 2. -. V Low Level Input Voltage V IL DATA, CLOCK, LATCH, CE0, CE Terminal Input 0 -. V CONTROL DATA FORMAT t7 t t t8 LATCH t2 t3 CLOCK MSB LSB DATA D D D3 D2 D D0 D9 D8 D7 D6 D D D3 D2 D D0 ( ) MSB First t t6 SYMBOL PARAMETER MIN TYP MAX UNIT t CLOCK Clock Width 2 - - µsec t2 CLOCK Pulse Width (High) 0.8 - - µsec t3 CLOCK Pulse Width (Low) 0.8 - - µsec t LATCH Rise Hold Time.6 - - µsec t DATA Setup Time 0.8 - - µsec t6 DATA Hold Time 0.8 - - µsec t7 CLOCK Setup Time 0.8 - - µsec t8 LATCH High Pulse Width.6 - - µsec 3

! TERMINAL DESCRIPTION PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT TERMINAL DC VOLTAGE V 3 6 VDD_OUT VSS_OUT Internal VDD Noise Rejection Capacitor Terminal Internal VSS Noise Rejection Capacitor Terminal 2.V (VDD_OUT) -2.V (VSS_OUT) OUTL OUTR Lch External Opamp Input Connection Terminal Rch External Opamp Input Connection Terminal 0K 300 V 0V 0V V V 00 2 BOUTL BOUTR Lch Output Rch Output 0V 0V 7 V Power Supply Voltage Input V

! TERMINAL DESCRIPTION PIN NO. SYMBOL FUNCTION EQUIVALENT CIRCUIT TERMINAL DC VOLTAGE V 9 0 INL INR Lch Input Rch Input 300 0K 0V V 2 3 CE0 CE DATA CLOCK LATCH Chip Enable Terminal 0 Chip Enable Terminal Control data signal input Clock signal input Latch signal input 8K 0V V 6 GND Ground 0V

APPLICATION CIRCUIT. Internal Output Buffer Application GND 6 BOUTL µ F 2 LATCH 0 µ F 3 VDD_OUT CLOCK BOUTR µ F Interface & Logic 3 DATA 2 CE 0 µ F 6 VSS_OUT CE0 V=7V V-=-7V 00 µf 00 µf 7 8 Bias 0 9 µ F µ F INR INL ( ) DATA, CLOCK, LATCH are digital lines. Separate the DATA, CLOCK, LATCH lines and Analog signal terminals (especially, pin, pin, 9pin, 0pin) for avoiding digital noise problem and cross talk. 6

2. External Output Buffer Application (JFET Input type OP Amp.) Ex.) Gv=dB 7k Ω 0k Ω 2V OUTL J-FET Input Type NJM2082, NJM072/082, NJM33,., etc. OUTR µ F µ F -2V 7k Ω 2V -2V 0 µ F 0k Ω 0 µ F 2 3 6 VDD_OUT VSS_OUT Interface & Logic GND 6 3 2 LATCH CLOCK DATA CE CE0 V=7V V-=-7V 00 µ F 00 µ F 7 8 Bias 0 9 µ F µ F INR INL ( ) DATA, CLOCK, LATCH are digital lines. Separate the DATA, CLOCK, LATCH lines and Analog signal terminals (especially, pin, pin, 9pin, 0pin) for avoiding digital noise problem and cross talk. 7

! CONTROL DATA NJW9 is controlled by 6-bits serial data. MSB LSB D D D3 D2 D D0 D9 D8 D7 D6 D D D3 D2 D D0 Data Select Address Chip Address OUT L BOUT L Chip Enable CE CE0 IN L Volume Interface & Logic Control Data IN R Volume 2 Bias Power Supply OUT R BOUT R MSB LSB D D D3 D2 D D0 D9 D8 D7 D6 D D D3 D2 D D0 Don t Volume Care 0 0 0 0 * * * * Don t Volume 2 Care 0 0 0 * * * * * Chip address is set by chip enable terminal (CE0, CE) status. Chip enable Terminal Chip Address CE CE0 D3 D2 D D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0! INITIAL CONDITION MSB LSB D D D3 D2 D D0 D9 D8 D7 D6 D D D3 D2 D D0 0 0 0 0 * * * * 0 0 0 * * * * 8

! DEFINITION OF RESISTOR Volume, Volume 2 : 0 to -9dB(dB/step) D D D3 D2 D D0 D9 D8 D7 D6 D D D3 D2 D D0 Volume Volume 2 Don t Care 0 0 0 0 * * * * Don t Care 0 0 0 * * * * < Volume Control > Data D D D3 D2 D D0 D9 Setting 0 0 0 0 0 0 0 0dB 0 0 0 0 0 0 -db 0 0 0 0 0 0-2dB 0 0 0 0 0-3dB 0 0 0 0 0 0 -db 0 0 0 0 0 -db 0 0 0 0 0-6dB 0 0 0 0-7dB 0 0 0 0 0 0-8dB 0 0 0 0 0-9dB 0 0 0 0 0-0dB 0 0 0 0 -db 0 0 0 0 0-2dB 0 0 0 0-3dB 0 0 0 0 -db 0 0 0 -db 0 0 0 0 0 0-6dB 0 0 0 0 0-7dB 0 0 0 0 0-8dB 0 0 0 0-9dB 0 0 0 0 0-20dB 0 0 0 0-2dB 0 0 0 0-22dB 0 0 0-23dB 0 0 0 0 0-2dB 0 0 0 0-2dB 0 0 0 0-26dB 0 0 0-27dB 0 0 0 0-28dB 0 0 0-29dB 0 0 0-30dB 0 0-3dB 0 0 0 0 0 0-32dB 0 0 0 0 0-33dB 0 0 0 0 0-3dB 0 0 0 0-3dB 0 0 0 0 0-36dB 0 0 0 0-37dB 0 0 0 0-38dB 0 0 0-39dB 0 0 0 0 0-0dB 0 0 0 0 -db 0 0 0 0-2dB 0 0 0-3dB 0 0 0 0 -db 0 0 0 -db 0 0 0-6dB 0 0-7dB 0 0 0 0 0-8dB 0 0 0 0-9dB 0 0 0 0-0dB 9

Data D D D3 D2 D D0 D9 Setting 0 0 0 -db 0 0 0 0-2dB 0 0 0-3dB 0 0 0 -db 0 0 -db 0 0 0 0-6dB 0 0 0-7dB 0 0 0-8dB 0 0-9dB 0 0 0-60dB 0 0-6dB 0 0-62dB 0-63dB 0 0 0 0 0 0-6dB 0 0 0 0 0-6dB 0 0 0 0 0-66dB 0 0 0 0-67dB 0 0 0 0 0-68dB 0 0 0 0-69dB 0 0 0 0-70dB 0 0 0-7dB 0 0 0 0 0-72dB 0 0 0 0-73dB 0 0 0 0-7dB 0 0 0-7dB 0 0 0 0-76dB 0 0 0-77dB 0 0 0-78dB 0 0-79dB 0 0 0 0 0-80dB 0 0 0 0-8dB 0 0 0 0-82dB 0 0 0-83dB 0 0 0 0-8dB 0 0 0-8dB 0 0 0-86dB 0 0-87dB 0 0 0 0-88dB 0 0 0-89dB 0 0 0-90dB 0 0-9dB 0 0 0-92dB 0 0-93dB 0 0-9dB 0-9dB MUTE ( ) ( ) Initial Setting 0

! TYPICAL CHARACTERISTICS Operating Current vs. Power Supply voltage Operating Current vs. Ambient temparature V/V-=±7V,ICC. Operating Current [ma] 3 2 8 C Operating Current [ma]. 2 C -0 C 0 0 2 6 8 0 Pow er Supply Voltage [V] 3. -0 0 0 00 0 Ambient temparature [ o C] Maximum Output Voltage vs. Frequency V/V-=±7V,THD=% Maximum Output Voltage vs. Ambient temparature V/V-=±7V,THD=% Maximum Output Voltage [Vrms].8.6..2 2 C 8 C -0 C Maximum Output Voltage [Vrms]. 3. 0 00 000 0000 00000 Frequency [Hz] 3-0 0 0 00 0 Ambient temparature [ o C] 20 0 Voltage Gain vs. Ambient temparature V/V-=±7V,Vin=0dBV,f=kHz,RL=0kΩ 0dB 0-0 Voltage Gain vs. Gain set level V/V-=±7V,Vin=0dBV,f=kHz,RL=0kΩ -20-20 -30 Voltage Gain [db] -0-60 -80-0dB -9dB Voltage Gain [db] -0-0 -60-70 -0 C,2 C,8 C -00 Mute -20-0 0 0 00 0-80 -90-00 0-0 -20-30 -0-0 -60-70 -80-90 -00 Ambient temparature [ o C] Gain set level [db]

! TYPICAL CHARACTERISTICS Output Noise Voltage vs. Ambient temparaure V/V-=±7V,Rg=0Ω, A-Weighted THDN vs. Input Level V/V-=±7V,RL=0kΩ,BW: 0Hz-80kHz 0 0-20 Outpu Noise Voltage [db] -0-60 -80 THDN [%] 0. 0.0 20kHz -00 0.00 20Hz khz -20-0 0 0 00 0 Ambient temparature [ o C] 0.000 0.0 0. 0 Input Level [Vrms] 0 THDN vs. Input Level V/V-=±7V,f=kHz,RL=0kΩ,BW: 00Hz-30kHz 0 THDN vs. Input Level V/V-=±7V,f=kHz,RL=0kΩ,BW: 00Hz-30kHz -20dB -30dB THDN [%] 0. 0.0 THDN [%] 0. 0.0 8 C -0dB 0.00 0dB 0.00 2 C -0 C 0.000 0.0 0. 0 Input Level [Vrms] 0.000 0.0 0. 0 Input Level [Vrms] 0 THDN vs. Ambient temparature V/V-=±7V,f=kHz,RL=0kΩ,BW: 00Hz-30kHz 0 THDN vs. Frequency V/V-=±7V,f=kHz,RL=0kΩ,BW: 00Hz-30kHz THDN [%] 0. 0.0 THDN [%] 0. 0.0 2 C 8 C 0.00 0.00-0 C 0.000-0 0 0 00 0 Ambient temparature [ o C] 0.000 0 00 000 0000 00000 Frequency [Hz] 2

[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights. 3