ECE 340 Lecture 39 : MOS Capacitor II

Similar documents
MOS CAPACITOR AND MOSFET

Lecture 12: MOS Capacitors, transistors. Context

EECS130 Integrated Circuit Devices

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

an introduction to Semiconductor Devices

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 04 Review of MOSFET

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Section 12: Intro to Devices

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Class 05: Device Physics II

Electrical Characteristics of MOS Devices

Section 12: Intro to Devices

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture 11: MOS Transistor

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Choice of V t and Gate Doping Type

ECE606: Solid State Devices Lecture 24 MOSFET non-idealities

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 7 MOS Capacitor

Lecture 22 Field-Effect Devices: The MOS Capacitor

FIELD-EFFECT TRANSISTORS

Semiconductor Physics Problems 2015

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

MENA9510 characterization course: Capacitance-voltage (CV) measurements

MOS Capacitors ECE 2204

Current mechanisms Exam January 27, 2012

Classification of Solids

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

MOS Transistor I-V Characteristics and Parasitics

Fabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors

Extensive reading materials on reserve, including

EE 560 MOS TRANSISTOR THEORY

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Lecture 3: CMOS Transistor Theory

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

EE105 - Fall 2006 Microelectronic Devices and Circuits

MOSFET: Introduction

The Intrinsic Silicon

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

Lecture 5: CMOS Transistor Theory

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

6.152J / 3.155J Spring 05 Lecture 08-- IC Lab Testing. IC Lab Testing. Outline. Structures to be Characterized. Sheet Resistance, N-square Resistor

GaN based transistors

Integrated Circuits & Systems

Lecture 23 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 4, 2007

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

Lecture 12: MOSFET Devices

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

6.012 Electronic Devices and Circuits

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Dept. of Materials Science and Engineering. Electrical Properties Of Materials

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

THE PENNSYLVANIA STATE UNIVERSITY SCHREYER HONORS COLLEGE DEPARTMENT OF ENGINEERING SCIENCE AND MECHANICS

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

The Devices: MOS Transistors

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

EE 3329 Electronic Devices Syllabus ( Extended Play )

6.012 Electronic Devices and Circuits

Energetic particles and their detection in situ (particle detectors) Part II. George Gloeckler

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

Lecture 1. OUTLINE Basic Semiconductor Physics. Reading: Chapter 2.1. Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations

Semiconductor Physics fall 2012 problems

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Appendix 1: List of symbols

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Long Channel MOS Transistors

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 4: CMOS Transistor Theory

Semiconductor Detectors

Electrochemistry of Semiconductors

ECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics

The Three terminal MOS structure. Semiconductor Devices: Operation and Modeling 115

ECE 440 Lecture 20 : PN Junction Electrostatics II Class Outline:

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

ESE 372 / Spring 2013 / Lecture 5 Metal Oxide Semiconductor Field Effect Transistor

MOSFET Physics: The Long Channel Approximation

3.1 Introduction to Semiconductors. Y. Baghzouz ECE Department UNLV

Transcription:

ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis

Things you should know when you leave Key Questions What are the effects of real surfaces on the MOS capacitor? How does the threshold voltage change when real surfaces are considered? What information can I get from MOS capacitance voltage plots?

Effects of Real Surfaces During the last lecture, we discussed the ideal MOS capacitor The n-type surface that forms as a result of the applied electric field is the key to transistor operation! Define a potential qφ S which determines how much band bending there is at the surface. When qφ S = 0 we are in flat band condition. When qφ S < 0 we have hole accumulation at the surface. When qφ S > 0 we have electron accumulation at the surface. When qφ S > qφ F we have inversion at the surface. Surface should be as strongly n-type as the body is p-type. INV S = 2φ φ φ INV S = 2φ F F = = qφ F = kbt 2 q kbt 2 q E bulk I ln ln E N n N n F i i A D

Effects of Real Surfaces We understand the surface charge: Q So what does the surface charge density look like? At φ s = 0 there is no space charge. When φ s is negative we accumulate majority holes at the surface. When φ s is positive initially the linear term in the electric field solution dominates as a result of the exposed, immobile dopants. Depletion extends over several hundred nm until we reach strong inversion and the exponential field term dominates. s = ε ξ s s

Effects of Real Surfaces We understand the system capacitance The capacitance depends on the voltage MOS Capacitor is the series combination of the oxide and the voltage dependent semiconductor capacitances. In accumulation: The capacitance is huge. Structure acts like a parallel plate capacitor piling holes up at the surface.

Effects of Real Surfaces And how the capacitance behaves as we vary the bias The surface becomes depleted and the depletion layer capacitance needs to be added in Total capacitance: In depletion: Capacitance decreases as W grows until inversion is reached. Charge in depletion layer of MOS capacitor increases as ~ (φ S ) 1/2 so depletion capacitance decreases as the inverse. If signal applied to make measurement is too fast, inversion layer carriers can t respond and do not contribute. Slowly varying signals allow time for minority carriers to be generated, drift across depletion region, or recombine. Majority carriers in the accumulation region respond much faster.

Effects of Real Surfaces Real surfaces have workfunction differences Workfunction differences can significantly affect V T and other properties. The difference is always negative and is most negative for heavily p-type Si. This is reminiscent of the work on the metal-semiconductor contacts. Φ ms < 0 φ ms = φ m - φ s Tends to decrease the threshold voltage

Effects of Real Surfaces So what does this mean for our band diagrams The negative workfunction difference causes the bands to be pulled down farther in equilibrium. To achieve flatband conditions, we must apply a positive voltage to overcome the inherent bending in the bands, Clearly, this behavior will lead to shifts in the threshold voltage.

Effects of Real Surfaces What about the effects of trapped oxide charges? Alkali metals can easily be incorporated in the oxide during the fabrication process. These metals induce positive charges in the oxides which induce negative charges in the semiconductor. The magnitude of the effect depends on the number of sodium atoms and their distance from the surface. The atoms may drift in applied fields which leads to a continuous change in the threshold voltage.

Effects of Real Surfaces What about oxide charges? Positive charges arise from interface states at the Si-SiO2 interface. When oxidation is stopped, some ionic silicon is left near the surface. These ions along with other uncoupled bonds forms a sheet of positive charge at the interface. The charges depend on oxidation rate, heat treatment, and crystal orientation. Why are devices made on [100] instead of [111]? Because interface charges are 10x higher on [111] relative to [100].

Threshold Voltage Based on our knowledge of real surfaces, we must rethink the threshold voltage The threshold voltage becomes: Thus, the threshold voltage must be strong enough to achieve flatband, accommodate the charge in the depletion region, and induce the inverted region. Here we show the signs corresponding to each of the different effects on the threshold voltage. The total result is shown to the right for n-channel and p-channel.

MOS Capacitance-Voltage Analysis Can t we get more information from the capacitance-voltage data? We can get a lot of information from the capacitance-voltage (C-V) data. Insulator thickness Substrate doping Threshold voltage Shape of the C-V curve depends on the type of substrate doping. P-type: High frequency capacitance: large for negative gate bias and small for positive bias Low frequency C-V curve: as gate bias becomes more positive (or negative) C goes down slowly in depletion and raises quickly in inversion Remember: that majority carriers respond faster to changes in V G and minority carriers respond more slowly

MOS Capacitance-Voltage Analysis Let s find the insulator thickness and the depletion width By using the capacitance (C i = ε i /d) in accumulation or strong inversion at lowfrequency will give us the insulator thickness. The capacitance C min is the series combination of the capacitance C i and the minimum depletion capacitance C dmin = ε s /W m. This will give us the maximum depletion width. This is a transcendental equation which requires a numerical solution. It s solution gives N A in terms of C dmin.

MOS Capacitor-Voltage Analysis Once we know the substrate doping, we can find the flatband capacitance The flatband capacitance is determined from the Debye length capacitance The Debye length depends on the doping The overall MOS FB capacitance C FB is the series combination of C debye and C i. From these values we can determine V FB the corresponds to C FB.

MOS Capacitor-Voltage Analysis We now have all of the ingredients to calculate the threshold voltage VT does not correspond exactly to C dmin but rather to point 4 which is located at C i + 2 C dmin. Why?? Because change of charge in semiconductor is the sum of the change in the depletion charge and the mobile inversion charge which are equal at onset of strong inversion.

MOS Capacitor-Voltage Analysis We can gain further information about the interface states Fast interface state densities Defect states can change charge state rapidly. Changes in the surface potential can move the Fermi energy above or below states in the bandgap and change their occupancy. These fast interface states give rise to capacitance in parallel with the depletion capacitance both of which are in series with the insulator capacitance. Fast interface states: Can follow 1 1 khz changes in gate bias but not high frequency (> 1 MHz). They contribute to the low frequency capacitance but not the high frequency. The differences between these two capacitances gives the interface state densities as a function of energy. Interface states

MOS Capacitor-Voltage Analysis What about mobile ion charges? Fixed oxide charges do not change charge state. Effects on V FB and V T depend on location relative to interface. Mobile ions can change charge state. Use bias-temperature stress test Heat MOS device to ~ 200 300 C Apply positive gate voltage (~1 MV/cm in oxide layer) Mobile positive ions are repelled to the SiO2-Si interface. Make room temperature C-V measurement to determine V FB. Switch the bias configuration to negative. Now ions drift towards the gate electrode. They are now too far away to affect band bending but induce equal and opposite charge on the gate electrode. Make another C-V measurement of V FB.