EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

Similar documents
EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

ECE 546 Lecture 11 MOS Amplifiers

EE 330 Lecture 25. Small Signal Modeling

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles

EE 330 Lecture 33. Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing

SOME USEFUL NETWORK THEOREMS

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

EE 435. Lecture 23. Common Mode Feedback Data Converters

ECE315 / ECE515 Lecture 11 Date:

EE 435. Lecture 22. Offset Voltages

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Lecture 37: Frequency response. Context

University of Toronto. Final Exam

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Bipolar Junction Transistor (BJT) - Introduction

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

(Refer Slide Time: 1:49)

6.012 Electronic Devices and Circuits Spring 2005

Advanced Current Mirrors and Opamps

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Lecture 4, Noise. Noise and distortion

Chapter 9 Frequency Response. PART C: High Frequency Response

Lecture 5: Using electronics to make measurements

Homework Assignment 08

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

EECS 105: FALL 06 FINAL

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

Chapter 10 Feedback. PART C: Stability and Compensation

EE 435. Lecture 22. Offset Voltages Common Mode Feedback

EE 230 Lecture 21. Nonlinear Op Amp Applications. Nonlinear analysis methods Comparators with Hysteresis

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

A two-port network is an electrical network with two separate ports

I. Frequency Response of Voltage Amplifiers

EE 435. Lecture 10: Current Mirror Op Amps

Electronics II. Final Examination

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Lecture 18. Common Source Stage

Lecture 7: Transistors and Amplifiers

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

Lecture 5: Using electronics to make measurements

EE 330 Lecture 30. Basic amplifier architectures

MOS Transistor Theory

ECE Analog Integrated Circuit Design - II P.E. Allen

Electronic Circuits Summary

EE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates

Lecture 04: Single Transistor Ampliers

EE100Su08 Lecture #9 (July 16 th 2008)

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Biasing the CE Amplifier

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 17

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Lecture 12 CMOS Delay & Transient Response

Mixed Analog-Digital VLSI Circuits & Systems Laboratory

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

Practice 7: CMOS Capacitance

EE105 - Fall 2006 Microelectronic Devices and Circuits

OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Chapter 5 MOSFET Theory for Submicron Technology

55:041 Electronic Circuits The University of Iowa Fall Exam 2

Charge-Storage Elements: Base-Charging Capacitance C b

ECE 6412, Spring Final Exam Page 1

MOS Transistor Properties Review

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

Chapter 4 Field-Effect Transistors

4.4 The MOSFET as an Amp and Switch

EEC 118 Lecture #16: Manufacturability. Rajeevan Amirtharajah University of California, Davis

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Transcription:

EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1

Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT V = -A V -V +V O 1 XQ YQ R R V = V + V 1 2 1 O IN R 1+R2 R 1+R2 V OUT Summary: V YQ R R V = - V + V + V -V 2 2 O iss XQ XQ inq R1 R1 Slope = -A V XQ V IN What type of circuits have the transfer characteristic shown? 2

Review from last lecture: Single-stage single-input low-gain op amp V DD V DD V XX I DQ V OUT M 2 V OUT V in M 1 C L V in M 1 C L V SS V SS Basic Structure Practical Implementation Have added the load capacitance to include frequency dependence of the amplifier gain 3

Review from last lecture: Single-stage single-input low-gain op amp V IN V 1 G M V 1 G C L V OUT -G A M v = sc L +G A = v0 -G G M G BW = C L A V G G G GB = = G C C M L M L GB and A VO are two of the most important parameters in an op amp 4

Review from last lecture: How do we design an amplifier with a given architecture in general or this architecture in particular? What is the design space? V in V DD I DQ V SS M 1 C L V OUT Generally V SS, V DD,C L (and possibly V OUTQ )will be fixed Must determine { W 1, L 1,I DQ and V INQ } Thus there are 4 design variables But W 1 and L 1 appear as a ratio in almost all performance characteristics of interest and I DQ is related to V INQ, W 1 and L 1 (this is a constraint) Thus the design space generally has only two independent variables or two degrees of freedom W 1 L 1 Thus design or synthesis with this architecture involves exploring the two-dimensional design space 5 W L1,I DQ 1,I DQ

Review from last lecture: Parameter Domains for Characterizing Amplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g A = m gm g Natural design parameter domain: A v0 VO 2 C OX W L I DQ Alternate parameter domain: A = V0 0 EB GB GB = C {g m,g 0 } 2C C L OX L W L 2 1 2 P λ V GB= V DD C L V EB I DQ W,IDQ L P,V EB Architecture Dependent 6

Parameter Domains for Characterizing Amplifier Performance Design often easier if approached in the alternate parameter domain How does one really get the design done, though? That is, how does one get back from the alternate parameter domain to the natural parameter domain? Alternate parameter domain: P,V EB V DD V in V SS I DQ M 1 C L V OUT W =? L =? I DQ =? V INQ =? 7

Parameter Domains for Characterizing Amplifier Performance Design often easier if approached in the alternate parameter domain How does one really get the design done, though? That is, how does one get back from the alternate parameter domain to the natural parameter domain? Alternate parameter domain: P,V EB Natural design parameter domain: W,IDQ L I DQ P = V DD W P = L V V μc V 2 DD SS OX EB V =V V I INQ SS T DQ 2 L C W OX 8

Design With the Basic Amplifier Structure Consider basic op amp structure V DD I DQ V OUT Alternate parameter domain: Degrees of Freedom: 2 A = V0 2 1 λ V EB P,V EB V in V SS M 1 C L P W 2P I = = 2 V DQ DD 2 P GB= V DD C L V EB L V μc V INQ SS T DQ DD OX EB V =V V I 2 L C W OX But what if the design requirement dictates that V INQ =0? Increase the number of constraints from 1 to 2 Decrease the Degrees of Freedom from 2 to 1 Question: How can one meet two or more performance requirements with one design degree of freedom with this circuit? 9

Design With the Basic Amplifier Structure Consider basic op amp structure V DD I DQ V OUT Alternate parameter domain: Degrees of Freedom: 2 A = V0 2 1 λ V EB P,V EB V in V SS M 1 C L P W P I = = 2 V DQ DD 2 P GB= V DD C L V EB L V μc V INQ SS T DQ DD OX EB V =V V I 2 L C W OX But what if the design requirement dictates that V INQ =0? Question: How can one meet two or more performance requirements with one design degree of freedom with this circuit? Degrees of Freedom: 1 Luck or Can t 10

How do we design an amplifier with a given architecture? 1. Determine the design space 2. Identify the constraints 3. Determine the entire set of unknown variables and the Degrees of Freedom 4. Determine an appropriate parameter domain 5. Explore the resultant design space with the identified number of Degrees of Freedom 11

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB increases linearly with I DQ GB g GB C m L 2 I GB= DQ C V L EB I DQ 12

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB increases with the square root of I DQ GB GB = 2μC W OX IDQ CL L I DQ 13

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB independent of I DQ GB 2 P GB= V C V DD L EB I DQ 14

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB decreases with the reciprocal of the square root of I DQ GB GB= 1 P I C DQ L 2μC L OX W I DQ 15

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB 2C I DQ OX LV C WP DD L 3 GB decreases with the reciprocal of I DQ GB I DQ 16

Design Space Exploration Question: How does the GB of the single-stage amplifier change with bias current? GB 2 C L I V DQ EB Increases Linearly GB = 2μC W OX IDQ CL L 2 P GB= V DD C L V EB Increases Quadratically Independent of I DQ GB I 2C L 1 P OX DQ C L W Decreases Quadradicly 3 2COXWP Decreases Linearly LV GB DD IDQCL It depends upon how the design space is explored!!! 17

Design Space Exploration Different trajectories through a design space 18

Design Space Exploration Issue becomes more involved for amplifiers or circuits with more than one transistor Choice of design parameters can have major impact on insight into design Size of parameter domain should agree with the number of degrees of freedom Affects of any parameter on performance whether it be in the identified parameter domain or not is strongly dependent on how design space is explored Small signal and natural parameter domains give little insight into design or performance 19

Single-Stage Low-Gain Op Amps Single-ended input V DD I DQ V OUT A V V in M 1 C L V XX V SS Basic single-stage op amp 20

Single-Stage Low-Gain Op Amps Single-ended input Observations: A V This circuit often known as a common source amplifier Gain in the 30dB to 45dB range Inherently a transconductance amplifier since output impedance is high Voltage gain is ratio of transconductance gain to output conductance Critical to know degrees of freedom in design and know how to systematically explore design space Alternative parameter domain much more useful for design than smallsignal domain or natural domain Performance of differential circuits will be obtained by inspection from those of the single-ended structures 21

Review Multiple parameter domains can be used to characterize and explore a design space Performance characteristics of interest take on many different forms depending upon how design space is characterized Critical to identify the real number of degrees of freedom in design space (mathematical degrees of freedom minus the number of constraints) Performance characteristics often can be expressed as product of a process dependent term and an architecture dependent term Facilitates comparison of different architectures Choice of characterization parameters can make a major difference on how hard it is to explore a design space 22

Review Design space is often a highdimensional system with many local extrema (minimums or maximums) Be careful about drawing conclusions about how any parameter individually affects system performance because its affect will depend upon how the design space is explored 23

Design Space for Single-Stage Op Amp Plot of GB V GBN 2 C DD P VEB L P V EB Can we say that GB increases linearly with P? 24

Design Space for Single-Stage Op Amp Plot of GB V GBN 2 C DD P VEB L P V EB Can we say that GB increases linearly with P? Can we say that GB increases linearly with P if A V is fixed? 25

Where we are at: Basic Op Amp Design Fundamental Amplifier Design Issues Single-Stage Low Gain Op Amps Single-Stage High Gain Op Amps Two-Stage Op Amp Other Basic Gain Enhancement Approaches 26

Where we are at: Single-Stage Low-Gain Op Amps Single-ended input Differential Input (Symbol does not distinguish between different amplifier types) 27

Differential Input Low Gain Op Amps Will Next Show That : Differential input op amps can be readily obtained from single-ended op amps Performance characteristics of differential op amps can be directly determined from those of the single-ended counterparts 28

Systematic strategies for designing and analyzing op amps Analytical expressions for even simple op amps can become very complicated if brute force analysis techniques are used Considerable insight into both performance and design can be obtained from a systematic strategy for design and analysis of op amps Most authors present operational amplifiers from an appear and analyze approach A systematic strategy for designing and analyzing op amps will now be developed 29

Symmetric Networks Theorem: If a linear network is symmetric, then for all differential symmetric excitations, the small signal voltage is zero at all points on the axis of symmetry. V d 2 E E V d 2 V X =0 Axis of Symmetry 30

Counterpart Networks Definition: The counterpart network of a network is obtained by replacing all n- channel devices with p- channel devices, replacing all p-channel devices with n- channel devices, replacing V SS biases with V DD biases, and replacing all V DD biases with V SS biases. 32

Counterpart Networks Example: V DD V DD M 3 M 4 M 2 M 2 M 1 M 1 V SS V SS 33

Counterpart Networks V DD M 2 the counterpart network is unique the counterpart of the counterpart is the original network M 1 V SS 34

Counterpart Networks Theorem: The parametric expressions for all small-signal characteristics, such as voltage gain, output impedance, and transconductance of a network and its counterpart network are the same. 35

Synthesis of fully-differential op amps from symmetric networks and counterpart networks Theorem: If F is any network with a single input and P is its counterpart network, then the following circuits are fully differential circuits --- op amps. V BB VOUT V d 2 P F V DD P F V BB V OUT V BB VOUT P V DD P V BB V OUT V d F F V d V 2 2 d V 1 V 2 V 2 1 V 2 I BIAS V SS V d V 1 V 2 36

Synthesis of fully-differential op amps from symmetric networks and counterpart networks V DD V BB VOUT P P V BB V OUT V d 2 F F V d 2 V SS What do we do with the extra output? 37

What do we do with the extra output? V DD V BB VOUT P P V BB V OUT V d 2 F F V d 2 V SS Use it or ignore it!! 38

Synthesis of fully-differential op amps from symmetric networks and counterpart networks Terminology V DD F P V BB VOUT P P V BB V OUT Quarter Circuit Counterpart Circuit V d 2 F F V 1 V 2 V d 2 P P I BIAS F F V V -V d 1 2 Half Circuit 39 Symmetric Half Circuit

Synthesis of fully-differential op amps from symmetric networks and counterpart networks A fully differential op amp is derived from any quarter circuit by combining it with its counterpart to obtain a half-circuit, combining two half-circuits to form a differential symmetric circuit and then biasing the symmetric differential circuit on the axis of symmetry. V DD F V BB VOUT P P V BB V OUT Quarter Circuit V d 2 F F V d 2 I BIAS Further, most of the properties of the operational amplifier can be obtained by inspection, from those of the quarter circuit. 40

Synthesis of fully-differential op amps from symmetric networks and counterpart networks A fully differential op amp is derived from any quarter circuit by combining it with its counterpart to obtain a half-circuit, combining two half-circuits to form a differential symmetric circuit and then biasing the symmetric differential circuit on the axis of symmetry. Further, most of the properties of the operational amplifier can be obtained by inspection, from those of the quarter circuit. Implications: Much Op Amp design can be reduced to designing much simpler quarter-circuits where it is much easier to get insight into circuit performance F Quarter Circuit 41

End of Lecture 3 42