META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS

Similar documents
Meta-stability effects in organic based transistors

High operational stability of n-type organic transistors based on Naphthalene Bisimide

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

A thermalization energy analysis of the threshold voltage shift in amorphous indium

Keywords: thin-film transistors, organic polymers, bias temperature stress, electrical instabilities, transient regime.

All-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime

ECE 340 Lecture 39 : MOS Capacitor II

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

GaN based transistors

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

MOS CAPACITOR AND MOSFET

Study of dynamics of charge trapping in a-si:h/sin TFTs

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 560 MOS TRANSISTOR THEORY

Lecture 5: CMOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Lecture 18 Field-Effect Transistors 3

EECS130 Integrated Circuit Devices

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Kinetics of defect creation in amorphous silicon thin film transistors

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Lecture 12: MOS Capacitors, transistors. Context

Semiconductor Physics fall 2012 problems

Long Channel MOS Transistors

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

Fig The electron mobility for a-si and poly-si TFT.

Charge transport in Disordered Organic Semiconductors. Eduard Meijer Dago de Leeuw Erik van Veenendaal Teun Klapwijk

MOSFET: Introduction

Integrated Circuits & Systems

High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System

Spring Semester 2012 Final Exam

Explanation of the Meyer-Neldel Rule

Lecture 04 Review of MOSFET

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

A Gated Four Probe Technique for Field Effect Measurements on Disordered Organic Semiconductors

TRANSPARENT oxide thin-film transistors (TFTs) are of

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

Supporting Online Material for

Lecture 12: MOSFET Devices

The Devices: MOS Transistors

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

High-Mobility n-channel Organic Field Effect Transistors based on Epitaxially Grown C 60 Films

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

M R S Internet Journal of Nitride Semiconductor Research

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

MOS Transistor Theory

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 3: CMOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES

Section 12: Intro to Devices

Chapter 4 Field-Effect Transistors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

VLSI Design The MOS Transistor

MOS Transistor Properties Review

Class 05: Device Physics II

FIELD-EFFECT TRANSISTORS

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

Semiconductor Detectors

Supporting information

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Semiconductor Physics Problems 2015

6.012 Electronic Devices and Circuits

ECE-305: Fall 2017 MOS Capacitors and Transistors

Electrical characterization of organic semiconductor devices P. Stallinga, Universidade do Algarve, Portugal Hong Kong, January 2007

J. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer

Carbon Nanotube Electronics

1. The MOS Transistor. Electrical Conduction in Solids

MOS Transistor Theory

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Supplementary Figure 1. Supplementary Figure 1 Characterization of another locally gated PN junction based on boron

Chapter 5 MOSFET Theory for Submicron Technology

Nanoscale CMOS Design Issues

Theory of Electrical Characterization of Semiconductors

Plastic Electronics. Joaquim Puigdollers.

Lecture 2 Thin Film Transistors

Transistors - a primer

Section 12: Intro to Devices

Practice 3: Semiconductors

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

6.012 Electronic Devices and Circuits

Transcription:

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology Campus de Gambelas, 8000 Faro, Portugal 2 CNR- Istituto per lo Studio dei Materiali Nanostrutturati Via P. Gobetti 101, I-40129 Bologna, Italy 3 Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, Netherlands Abstract Gate bias-induced stress has been investigated on sexithiophene-based ransistors. It was found that both a negative and a positive threshold voltage shift can be induced. Temperature-dependent measurements show that there are two processes involved in the negative threshold voltage shift, one occurring at T 220 K and the other at T 300 K. These two transition temperatures were interpreted in terms of a polaron mechanism associated with defects. The time and the electric field dependence of the threshold voltage were also studied. INTRODUCTION One of the most important stability issues in organic transistors is the shift in the threshold voltage upon applying a prolonged bias to the gate electrode, so-called stressing. Devices suffering from gate-bias stress effects exhibit threshold voltage shifts.vth, currentvoltage characteristics with hystheresis and a slow and continuous decrease in the device current. Bias stress effects have been reported for a variety of organic based thin-film transistors (TFTs) [1-6]. In an attempt to understand the physical origin of this instability, several authors studied the effect using different dielectric materials [1,3], different types of silicon oxide as well as different surface treatments [6]. Some authors have reported that the time dependence of.vth upon stress, follows a logarithmic law, and used this as evidence for traps located in the dielectric material [4,5]. We have shown that the logarithmic law is only obeyed for relatively short times. For stressing times upon 104 s the time dependence of.vth follows a stretched exponential behaviour 1

[8]. The data available in the literature suggest that stress in organic based devices is related to the properties of the organic semiconductor itself. * Corresponding author: hgomes@ualg.pt Supporting this view is the observation that stress can be relaxed when the device is illuminated with band-gap light [6,7]. Street et al. [7] suggest that the effect arises from the formation of trapped bound hole pairs (bipolarons). The formation of these bipolaron states depletes the accumulation channel of mobile holes causing an increase in the threshold voltage. Since the polaron binding energy can be dependent on the structural disorder and impurities such as oxygen, this model explains readily how the device stability can be dependent on the sample preparation and handling. In this article we studied the temperature and gate field dependence of the stress mechanism and discuss that in the light of polaronic species trapped by defects at the polymer/dielectric interface. RESULTS AND DISCUSSION The -sexithiophene ( -T6) thin films were deposited by thermal sublimation in a ultra-high vacuum organic molecular beam deposition apparatus (base pressure (10-9 mbar) onto pre-formed TFT test substrates, consisting of a heavily n-doped silicon gate electrode, a 200 nm thick (thermally grown) SiO 2 insulating layer (C ox = 19 nfcm -2 ) and a patterned gold layer as the source and drain electrodes. The channel dimensions were W/L = 20,000 µm/10 µm. During the deposition, the sample substrate was held at 150ºC. All the electrical measurements were carried out in vacuum (10-6 mbar) The transistors used in this study exhibit good characteristics with field effect mobility in the order of 10-2 cm 2 /Vs. The output characteristics (I DS -V DS ) show current saturation as well as negligible contact resistance (see Fig. 1.) Figure 2 shows three transfer characteristics of a typical device measured in the linear region (V DS = 0.5 V). Theses curves correspond to three states, designated here as (a) biasannealed, (b) equilibrium, and (c) stressed state. When devices are left resting for long periods of time (longer than one day), they exhibit a transfer characteristic designated here as the 2

equilibrium or relaxed state. This curve will suffer a parallel shift to higher threshold voltages without any variation of the subthreshold slope or the transconductance, if a negative gate bias is applied; we say the device becomes stressed. Gently heating the device to 340 K with a positive gate bias applied will bring the threshold voltage to a positive value (bias-annealed state). The transfer curve will correspond to a device, which has a channel open for Vg = 0 V, and it is usually know as a normally on FET. Furthermore, there is a residual off-state leakage current of about 0.1 na, which decays with time following a stretched-exponential type behaviour. The V th shift is large for negative biasing and slight for bias-annealing. The changes between the three states are entirely reversible. The bias-anneal state will relax to the equilibrium state in a time scale of a few minutes (2-3 minutes). The kinetics of the stressed state has been previously reported by us to follow a stretched exponential behaviour [8], in agreement with a phenomenological description used in studies of stability in a-si TFTs [9-11]. Using this formalism, a defect creation energy of E A 0.52 ev was obtained for sexithiophene based devices. This result agrees well with the estimated bipolaron biding energy as reported by Street et al. [7]. In order to shed some light onto the possible mechanism causing stress, the temperature dependence of the drain current was measured for different gate voltages. The results are shown in Figure 3. In these experiments the relaxed devices are first cooled down to 100 K without bias and then, while the drain current is being measured in the linear region (VDS = 0.5 V), they are heated to 340 K with a heating rate of 2.4 K/min with various gate biases. For all gate voltages the drain current initially increases with the temperature, as 3

expected. However, at approximately 220 K the current passes through a maximum before decreasing with further rise in temperature. This decrease in current is caused by a continuous increase in the device threshold voltage. Therefore, we conclude that the stress-induced threshold voltage shift occurs only above 220 K. Below this temperature we observe that the threshold voltage is stable. Above 280 K the device current increases again before a second maximum sets in at around 300 K. In the temperature range [280 300 K] the current tends to recover. Above 300 K the current sharply decreases and stress effects dominate again. These results suggest there are two mechanisms involved. A low temperature process, which sets in at 220 K and room temperature a process occurring approximately at 300 K. Fig. 3 also shows that in the temperature range [220 280 K] the higher the applied gate field, the less pronounced is the decrease in current caused by stress. To study this behaviour in detail the device was stressed at a fixed temperature for different gate voltages. The results are shown in Fig. 4. The current decrease induced by the threshold shift becomes slower for high gate fields. This interesting result may shed some light into the nature of the stress mechanism. While in the bipolaron model stress is proportional to the induced carrier density and therefore to the applied gate voltage, it is also true that under high electric fields, the charges are separated and it will be more difficult to form immobile bipolarons. 4

Subsidiary experiments have shown that the low temperature stress process correlates well with a thermal detrapping current which can be recorded by freezing a stressed device to 100 K and then warming-up it to room temperature with a defined heating ramp, while the short-circuit drain-source current is recorded. The polarity of this detrapping current can be reversed by applying a positive gate bias at 340 K (bias anneal procedure) prior to cooling down. We suggest that the first stressing process is due to a defect which, when the device is operated in accumulation, can trap negatively charged carriers (polarons). This state can apparently also trap positive charge carriers when the temperature is high enough (340 K) and when a positive gate bias is applied (bias-annealing procedure). When positively charged this defect is responsible for the bias-annealed state. The sharp threshold voltage shift observed above room temperature is likely to be due to the contribution of a deeper state, which probably traps double negatively charged polarons. One possibly origin for this defect state is a material phase transition. In conclusion, a polaron mechanism associated with two types of defects is proposed to explain the temperature and gate field dependence of the threshold voltages shifts in sexithiophene-based transistors. However, further studies are needed to elucidate the nature and the location of these defects. The authors acknowledge financial support from the EC under project nº GRD1-2000- 25592 (MONALISA) and from Portuguese Foundation for Science and Technology, project POCTI/34668/Fis2000. REFERENCES [1] A. R. Brown, C. P. Jarret, D. M. de Leeuw, and M. Matters, Synth. Met. 88, 37 (1997). [2] M. Matters, D. M. de Leeuw, P. T. Herwig, and A. R. Brown, Synthetic Metals 102, 998 (1999). [3] S. J. Zilker, C. Detchverry, E. Cantatore, and D. M. de Leeuw Appl. Phys. Lett. 79, 1124 (2001). [4] W. A. Schoonveld, J. B. Oosting, J. Vrijmoeth and T. M. Klapwijk, Synth. Met. 101, 608 (1999). [5] J. Yuan, J. Zhang, J. Wang, D. Yan and W. Xu, Thin Solid Films, 450, 316 (2004). [6] A. Salleo and R. A. Street, J. Appl. Phys. 94, 471 (2003). 5

[7] R. A. Street, A. Salleo, M. Chabinyc Phys. Rev. B, 68, 085316 (2003). [8] H. L. Gomes, P. Stallinga, F. Dinelli, M. Murgia, F. Biscarini, D. M. de Leeuw, T. Muck, J. Geurts, L. W. Molenkamp and V. Wagner, Appl. Phys. Lett. 84, 3184 (2004). [9] B. Stannowski, R. E. I Schropp, R. B. Wehrspohn and M. J. Powell, J. of Non-Cryst. Solids 299, 1340 (2002). [10] S. C. Deane, R. B. Wehrspohn, and M. J. Powell, Phys. Rev. B. 58, 12625 (1988). [11] R. B. Wehrspohn, S. C. Deane, I. D. French, I. G. Gale, M. J. Powell and R. Brüggemann, Appl. Phys. Lett. 74, 3374 (1999). 6