Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Similar documents
Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 1. Exam location: 1 Pimentel (Odd SID + 61C)

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: RSF Fieldhouse, Back Left, last SID 6, 8, 9

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Homework 5. This homework is due February 29, 2016, at Noon.

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2. Exam location: 145 Dwinelle, last SID# 2

ECE Spring 2015 Final Exam

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Midterm 1. Exam location: 60 Evans, last digit SID= 6

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: You re Done!!

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 1

Source-Free RC Circuit

Designing Information Devices and Systems I Spring 2019 Midterm 2. Exam Location: Cory 521 (DSP)

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

ECE Circuit Theory. Final Examination. December 5, 2008

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon.

EECS 16A Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Final. Exam location: RSF Back Left, last SID# 1, 4, + 5

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. ECE 110 Fall Test II. Michael R. Gustafson II

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 1

Test II Michael R. Gustafson II

E40M Review - Part 1

Designing Information Devices and Systems II Spring 2018 J. Roychowdhury and M. Maharbiz Homework 5

EE-202 Exam III April 13, 2015

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

ELEC 2501 AB. Come to the PASS workshop with your mock exam complete. During the workshop you can work with other students to review your work.

Possible

Designing Information Devices and Systems I Spring 2018 Midterm 1. Exam Location: 155 Dwinelle Last Name: Cheng - Lazich

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 1

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

EE-202 Exam III April 15, 2010

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

ECE 201 Fall 2009 Final Exam

EE-202 Exam III April 6, 2017

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Sinusoids and Phasors

Name: (Please print clearly) Student ID: CIRCLE YOUR DIVISION INSTRUCTIONS

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Midterm Exam 2. Prof. Miloš Popović

EIT Quick-Review Electrical Prof. Frank Merat

EE40 Midterm Review Prof. Nathan Cheung

EECE 2510 Circuits and Signals, Biomedical Applications Final Exam Section 3. Name:

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Midterm 1. Exam location: 145 Dwinelle, last SID# 2

Chapter 10: Sinusoids and Phasors

Designing Information Devices and Systems I Spring 2019 Homework 11

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

I. Impedance of an R-L circuit.

REACTANCE. By: Enzo Paterno Date: 03/2013

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Lectures 16 & 17 Sinusoidal Signals, Complex Numbers, Phasors, Impedance & AC Circuits. Nov. 7 & 9, 2011

Chapter 10 AC Analysis Using Phasors

To find the step response of an RC circuit

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Midterm 1. Exam location: 2050 VLSB, Last Name: Tong-Zzz

4/27 Friday. I have all the old homework if you need to collect them.

ENGR 2405 Chapter 8. Second Order Circuits

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

ECE 212H1F Circuit Analysis October 30, :10-19: Reza Iravani 02 Reza Iravani 03 Piero Triverio. (Non-programmable Calculators Allowed)

DON T PANIC! If you get stuck, take a deep breath and go on to the next question. Come back to the question you left if you have time at the end.

Chapter 9 Objectives

Discrete Mathematics and Probability Theory Summer 2014 James Cook Midterm 1 (Version B)

ECE Spring 2017 Final Exam

Designing Information Devices and Systems I Fall 2017 Midterm 1. Exam Location: 155 Dwinelle

EECS 141: FALL 05 MIDTERM 1

Introduction to Controls

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Physics 227 Final Exam December 18, 2007 Prof. Coleman and Prof. Rabe. Useful Information. Your name sticker. with exam code

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Basic RL and RC Circuits R-L TRANSIENTS: STORAGE CYCLE. Engineering Collage Electrical Engineering Dep. Dr. Ibrahim Aljubouri

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences

Name (print): Lab (circle): W8 Th8 Th11 Th2 F8. θ (radians) θ (degrees) cos θ sin θ π/ /2 1/2 π/4 45 2/2 2/2 π/3 60 1/2 3/2 π/

EE-202 Exam III April 13, 2006

Chapter 33. Alternating Current Circuits

EE221 Circuits II. Chapter 14 Frequency Response

Phasors: Impedance and Circuit Anlysis. Phasors

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

SCHOOL OF MATHEMATICS MATHEMATICS FOR PART I ENGINEERING. Self-paced Course

Designing Information Devices and Systems II Spring 2018 J. Roychowdhury and M. Maharbiz Discussion 1A

EE221 Circuits II. Chapter 14 Frequency Response

Sinusoidal Steady State Analysis (AC Analysis) Part I

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 9

ELEC 250: LINEAR CIRCUITS I COURSE OVERHEADS. These overheads are adapted from the Elec 250 Course Pack developed by Dr. Fayez Guibaly.

Transient response of RC and RL circuits ENGR 40M lecture notes July 26, 2017 Chuan-Zheng Lee, Stanford University

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

EE292: Fundamentals of ECE

2. The following diagram illustrates that voltage represents what physical dimension?

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR-

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

Capacitors. Chapter How capacitors work Inside a capacitor

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 1

Lecture 1. Electrical Transport

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

Transcription:

EECS 16B Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2 Exam location: 145 Dwinelle (SIDs ending in 1 and 5) PRINT your student ID: PRINT AND SIGN your name:, (last) (first) (signature) PRINT your Unix account login: ee16b- PRINT your discussion section and GSI (the one you attend): Row Number (front row is 1): Seat Number (left most is 1): Name and SID of the person to your left: Name and SID of the person to your right: Name and SID of the person in front of you: Name and SID of the person behind you: Section 0: Pre-exam questions (3 points) 1. What has been the most useful concept you learned from EE16A? (1 pt) 2. What TV show, book or movie has given you a good laugh? (Feel free to write the title in any language.) (2 pts) Do not turn this page until the proctor tells you to do so. You can work on Section 0 above before time starts. EECS 16B, Spring 2016, Midterm 2 1

[Extra page. If you want the work on this page to be graded, make sure you tell us on the problem s main page.] EECS 16B, Spring 2016, Midterm 2 2

Section 1: Warm-up questions (48 points) 3. True or False (2 pts for each question) For each question below, circle T on the left of each statement if you think the statement is true; else circle F (for false). (a) [ T / F ] An ideal capacitor dissipates energy from the circuit in the form of heat. (b) [ T / F ] An ideal golden rules op-amp behaves as though it has infinite gain. (c) [ T / F ] A series RLC circuit connected with a DC input voltage/current in a single loop cannot exhibit voltage or current oscillations in time. (d) [ T / F ] Given an impedance Z connected across a voltage source v(t), it is possible for i(t) to be in-phase (no phase shift) with a sinusoidal v(t). (e) [ T / F ] Since the current across an open circuit must be zero, the voltage across the open circuit must also be zero by Ohm s law. (f) [ T / F ] The voltage across a constant current source must be zero. (g) [ T / F ] An electrical impedance across two terminals Z = jωk (where ω is a positive angular frequency in rad/s and k is a positive real number) can be implemented using only capacitors. EECS 16B, Spring 2016, Midterm 2 3

4. Digital Circuits (9 pts) Consider the circuit below: (a) (3 pts) The circuit below is a legal CMOS gate. A, B and Y are the Boolean values of the voltages, V A, V B and V Y, respectively. Write down Y as a Boolean formula involving A and B. V DD V A V B V Y V A V B EECS 16B, Spring 2016, Midterm 2 4

Operator Meaning NOT OR AND XOR Table 1: Reminder: Logical Operators Implement each of the following Boolean functions with a single CMOS gate (i.e. implemented using a pull-up network consisting of PMOS transistors connected to a pull-down network consisting of NMOS transistors) by drawing it, or state why the function cannot be implemented as a single CMOS gate in 1-3 sentences. You only have available V A and V B as inputs. (b) (3 pts) (A B). (c) (3 pts) A B. EECS 16B, Spring 2016, Midterm 2 5

5. Can you control me? (8pts) We have a discrete time system that evolves according to x(t 1) = A x(t) B u(t). For each part, answer whether there exists a sequence of control vectors u(t) that will bring the state to the origin 0 in a finite number of steps no matter where it starts. (a) (4 pts) A = [ ] 2 0 and B = 0 2 [ ] 1. 0 (b) (4 pts) A = [ ] 1 2 and B = 1 2 [ ] 1. 0 EECS 16B, Spring 2016, Midterm 2 6

6. Transfer Functions (9 pts) Consider the circuit diagrams below. We define H(ω) = V out/v in as the voltage transfer function for each circuit. Here, assume that the input is connected to an ideal voltage source that applies a sinusoidal voltage. For each circuit, provide an expression for H(ω) where ω is the frequency of the applied sinusoidal voltage in radians per second. Here the transfer functions should be expressed as functions of j, ω, constants and the physical constants (R, C, L) of the systems. (a) (3 pts) H(ω) =? V in C V out (b) (3 pts) H(ω) =? R V in L V out (c) (3 pts) H(ω) =? R C V in L V out EECS 16B, Spring 2016, Midterm 2 7

7. RLC Transient Matching (8pts) L V in i R C Throughout this problem, we assume V in = 1V for t < 0 and 0V for t 0. For this problem you are asked to match the transient behavior for the current, i, of the RLC circuit for various values of R, L, and C. Circle your answer. There is no need to give any justification. However, 0 points will be awarded for an incorrect answer, 0.5 point will be awarded for leaving it blank and 4 points will be awarded for the correct answer (a) (4 pts) For R = 0Ω, L = 1H, C = 1F Which one is the correct transient response of the current in the circuit? (A) (B) (C) EECS 16B, Spring 2016, Midterm 2 8

(b) (4 pts) For R = 0.5Ω, L = 1H, C = 1F Which one is the correct transient response of the current in the circuit? (A) (B) (C) EECS 16B, Spring 2016, Midterm 2 9

Section 2: In The Zone(59 points) 8. RLC Problem (26 pts) Consider the circuit below: let s try to analyze it with everything you know about circuits. L i L v L v s v R i R R v C i C C (a) (3 pts) Assume v s = V 0 for t < 0, and v s = 0 for t 0. What is v C (0)? What is i L (0)? (b) (3 pts) If v s = 0 (a constant) for any t 0, what is the steady state value of v C? (i.e. v C (t )) What is the steady state value of i L? (c) (3 pts) Write down the KCL equation on a node connecting the three passive components in terms of i L, i C and i R. (d) (3 pts) Write down a KVL equation for the loop containing the voltage source, inductor and the capacitor in terms of v s, v L and v C. EECS 16B, Spring 2016, Midterm 2 10

(e) (6 pts) Write down differential equations for v C and i L using the relationships between the voltage across each component and the current through it, in addition to the equations obtained above. Convert them into the following matrix form (notice that v s = 0 for any t 0): ( dil ) dt dv C = A dt ( il v C ) (f) (8 pts) For the differential equations above, we know the solution can be obtained from the general solutions c 1 e λ 1t v 1 c 2 e λ 2t v 2. What are the values of λ 1 and λ 2? Express them in terms of R, L, C and constants. EECS 16B, Spring 2016, Midterm 2 11

[Extra page. If you want the work on this page to be graded, make sure you tell us on the problem s main page.] EECS 16B, Spring 2016, Midterm 2 12

9. Hold me and linearize me (13 pts) Consider a non-linear two-dimensional system with states x 0 and x 1 and scalar input u that evolves according to the following coupled differential equations d dt x 0(t) = ẋ 0 = x 1 (t) d dt x 1(t) = ẋ 1 = 4 ( u(t) (1) x 0 (t) )2 (a) (5 pts) Find an input u e so that if the system starts in state vector x e = u(t) = u e, the system will always stay in that same state. [ ] 1 and we apply the input 0 (b) (8 pts) Write linearized state-space equations around x e and u e. Convert them into the following form and find the matrices A and B. d dt x(t) = A( x x e) B(u(t) u e ) EECS 16B, Spring 2016, Midterm 2 13

[Extra page. If you want the work on this page to be graded, make sure you tell us on the problem s main page.] EECS 16B, Spring 2016, Midterm 2 14

10. Circuit Design (8 pts) In this problem, you will find a circuit where several components have been left blank for you to fill in. Assume the op-amp is ideal. You have at your disposal only one of each of the following components: R C (a) an open circuit (b) a short circuit (c) a resistor (you choose from the value R = 0.5k,1k,2kΩ) (d) a capacitor (you choose from the value C = 0.5µ,1µ,2µF) Consider the circuit below. The voltage source v in (t) has the form v in (t) = v 0 cos(ωt φ). The labeled voltages V in (ω) and V out (ω) are the phasor representation of v in (t) and v out (t). The transfer function H(ω) is defined as H(ω) = V out (ω)/v in (ω). R 2 V in (ω) R 1 (1kΩ) V out (ω) Let R 1 be 1kΩ. Fill in the boxes and determine the value of R 2 so that It is a high-pass filter. H( ) = 2. H(10 3 ) = 2. EECS 16B, Spring 2016, Midterm 2 15

11. Bode plot (12 pts) Draw the Bode plot for the transfer function H(ω) = ( jω 10)(10 jω 103 ) (100 jω 10) Remember you have the Bode plot table in the next page! 60 db 50 40 30 20 10 0 10 20 30 40 50 60 10 2 10 1 10 0 10 1 10 2 10 3 10 4 10 5 10 6 10 7 rad/s 180 135 90 45 0 45 90 135 180 10 2 10 1 10 0 10 1 10 2 10 3 10 4 10 5 10 6 10 7 rad/s EECS 16B, Spring 2016, Midterm 2 16

Bode Plots EECS 16B, Spring 2016, Midterm 2 17

[Doodle page! Draw us something if you want or give us suggestions or complaints. You can also use this page to report anything suspicious that you might have noticed.] EECS 16B, Spring 2016, Midterm 2 18