INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

Similar documents
INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

74LV393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74LV373 Octal D-type transparent latch (3-State)

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC573 Octal D-type transparent latch (3-State)

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

The 74HC21 provide the 4-input AND function.

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

INTEGRATED CIRCUITS. 74ALS30A 8-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

8-bit serial-in/parallel-out shift register

Hex inverting Schmitt trigger with 5 V tolerant input

The 74LV08 provides a quad 2-input AND function.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

8-bit binary counter with output register; 3-state

74ALVCH bit universal bus transceiver (3-State)

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

The 74LV32 provides a quad 2-input OR function.

14-stage binary ripple counter

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74F393 Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC1G125; 74HCT1G125

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC244; 74HCT244. Octal buffer/line driver; 3-state

The 74LV08 provides a quad 2-input AND function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74LV General description. 2. Features. 8-bit addressable latch

74HC393; 74HCT393. Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC164; 74HCT bit serial-in, parallel-out shift register

Dual 2-to-4 line decoder/demultiplexer

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

PHILIPS 74ALVT16245 transceiver datasheet

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G02 provides the single 2-input NOR function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC1G00; 74AHCT1G00

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC2G126; 74AHCT2G126

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Octal buffer/line driver; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Octal bus transceiver; 3-state

74HC126; 74HCT126. Quad buffer/line driver; 3-state

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Transcription:

INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20

FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels between V CC = 2.7 V and V CC = 3.6 V Typical V OLP (output ground bounce) < 0.8 V at V CC = 3.3 V, T amb = 25 C Typical V OHV (output V OH undershoot) > 2 V at V CC = 3.3 V, T amb = 25 C Output capability: standard I CC category: SSI DESCRIPTION The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT00. The provides the 2-input NAND function. QUICK REFERENCE DATA GND = 0 V; T amb = 25 C; t r =t f 2.5 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT t PHL /t PLH Propagation delay na, nb to ny C L = 15 pf; V CC = 3.3 V 7 ns C I Input capacitance 3.5 pf C PD Power dissipation capacitance per gate See Notes 1 and 2 22 pf NOTES: 1. C PD is used to determine the dynamic power dissipation (P D in µw) P D = C PD V 2 CC f i (C L V 2 CC f o ) where: f i = input frequency in MHz; C L = output load capacitance in pf; f o = output frequency in MHz; V CC = supply voltage in V; (C L V 2 CC f o ) = sum of the outputs. 2. The condition is V I = GND to V CC. ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA PKG. DWG. # 14-Pin Plastic DIL 40 C to +125 C N N SOT27-1 14-Pin Plastic SO 40 C to +125 C D D SOT108-1 14-Pin Plastic SSOP Type II 40 C to +125 C DB DB SOT337-1 14-Pin Plastic TSSOP Type I 40 C to +125 C PW PW DH SOT402-1 PIN DESCRIPTION PIN NUMBER SYMBOL FUNCTION 1, 4, 9, 12 1A 4A Data inputs 2, 5, 10, 13 1B 4B Data inputs 3, 6, 8, 11 1Y 4Y Data outputs 7 GND Ground (0 V) 14 V CC Positive supply voltage FUNCTION TABLE INPUTS OUTPUTS na nb ny L L H L H H H L H H H L NOTES: H = HIGH voltage level L = LOW voltage level 1998 Apr 20 2 8531898 19257

PIN CONFIGURATION LOGIC SYMBOL 1A 1B 1Y 1 2 3 14 13 12 V CC 4B 4A 1 2 4 5 1A 1B 2A 2B 1Y 2Y 3 6 2A 2B 4 5 11 10 4Y 3B 9 10 3A 3B 3Y 8 2Y GND 6 7 9 8 3A 3Y 12 13 4A 4B 4Y 11 SY00035 SY00034 LOGIC SYMBOL (IEEE/IEC) 1 2 & 3 LOGIC DIAGRAM (ONE GATE) A 4 5 & 6 B Y 9 10 & 8 SV00379 12 13 & 11 SV00378 RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN TYP. MAX UNIT V CC DC supply voltage See Note 1 1.0 3.3 5.5 V V I Input voltage 0 V CC V V O Output voltage 0 V CC V T amb t r, t f Operating ambient temperature range in free air Input rise and fall times See DC and AC characteristics V CC = 1.0V to 2.0V V CC = 2.0V to 2.7V V CC = 2.7V to 3.6V V CC = 3.6V to 5.5V 40 40 +85 +125 500 200 100 50 NOTE: 1. The LV is guaranteed to function down to V CC = 1.0V (input levels GND or V CC ); DC characteristics are guaranteed from V CC = 1.2V to V CC = 5.5V. C ns/v 1998 Apr 20 3

ABSOLUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage 0.5 to +7.0 V ±I IK DC input diode current V I < 0.5 or V I > V CC + 0.5V 20 ma ±I OK DC output diode current V O < 0.5 or V O > V CC + 0.5V 50 ma ±I O DC output source or sink current standard outputs 0.5V < V O < V CC + 0.5V DC V ±I GND, CC or GND current for types with ma standard outputs 50 ±I CC T stg Storage temperature range 65 to +150 C P TOT Power dissipation per package plastic DIL plastic mini-pack (SO) plastic shrink mini-pack (SSOP and TSSOP) for temperature range: 40 to +125 C above +70 C derate linearly with 12 mw/k above +70 C derate linearly with 8 mw/k above +60 C derate linearly with 5.5 mw/k NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 25 750 500 400 ma mw DC ELECTRICAL CHARACTERISTICS Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). LIMITS SYMBOL PARAMETER TEST CONDITIONS -40 C to +85 C -40 C to +125 C UNIT MIN TYP 1 MAX MIN MAX V CC = 1.2V 0.9 0.9 HIGH level Input V CC = 2.0V 1.4 1.4 V IH voltage V CC = 2.7 to 3.6V 2.0 2.0 V V CC = 4.5 to 5.5V 0.7*V CC 0.7*V CC V CC = 1.2V 0.3 0.3 LOW level Input V CC = 2.0V 0.6 0.6 V IL voltage V CC = 2.7 to 3.6V 0.8 0.8 V V OH V OH V OL V OL HIGH level output voltage; all outputs uts V CC = 4.5 to 5.5 0.3*V CC 0.3*V CC V CC = 1.2V; V I = V IH or V IL; I O = 100µA 1.2 V CC = 2.0V; V I = V IH or V IL; I O = 100µA 1.8 2.0 1.8 V CC = 2.7V; V I = V IH or V IL; I O = 100µA 2.5 2.7 2.5 V V CC = 3.0V; V I = V IH or V IL; I O = 100µA 2.8 3.0 2.8 V CC = 4.5V; V I = V IH or V IL; I O = 100µA 4.3 4.5 4.3 HIGH level output voltage; V CC = 3.0V; V I = V IH or V IL; I O = 6mA 2.40 2.82 2.20 STANDARD outputs V CC = 4.5V; V I = V IH or V IL; I O = 12mA 3.60 4.20 3.50 LOW level output voltage; all outputs uts V CC = 1.2V; V I = V IH or V IL; I O = 100µA 0 V CC = 2.0V; V I = V IH or V IL; I O = 100µA 0 0.2 0.2 V CC = 2.7V; V I = V IH or V IL; I O = 100µA 0 0.2 0.2 V V CC = 3.0V; V I = V IH or V IL; I O = 100µA 0 0.2 0.2 V CC = 4.5V; V I = V IH or V IL; I O = 100µA 0 0.2 0.2 LOW level output voltage; V CC = 3.0V; V I = V IH or V IL; I O = 6mA 0.25 0.40 0.50 STANDARD outputs V CC = 4.5V; V I = V IH or V IL; I O = 12mA 0.35 0.55 0.65 V V 1998 Apr 20 4

DC ELECTRICAL CHARACTERISTICS (Continued) Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). LIMITS SYMBOL PARAMETER TEST CONDITIONS -40 C to +85 C -40 C to +125 C UNIT I I I CC I CC Input leakage current Quiescent supply current; SSI Additional quiescent supply current NOTE: 1. All typical values are measured at T amb = 25 C. AC CHARACTERISTICS GND = 0V; t r = t f 2.5ns; C L = 50pF; R L = 1KΩ SYMBOL PARAMETER WAVEFORM t PHL/PLH Propagation delay na, nb to ny MIN TYP 1 MAX MIN MAX V CC = 5.5V; V I = V CC or GND 1.0 1.0 µa V CC = 5.5V; V I = V CC or GND; I O = 0 20.0 40 µa V CC = 2.7V to 3.6V; V I = V CC 0.6V 500 850 µa CONDITION NOTES: 1. Unless otherwise stated, all typical values are measured at T amb = 25 C. 2. Typical values are measured at V CC = 3.3 V. 3. Typical values are measured at V CC = 5.0 V. LIMITS 40 to +85 C 40 to +125 C UNIT V CC (V) MIN TYP 1 MAX MIN MAX 1.2 45 2.0 15 26 31 Figures 1, 2 2.7 11 18 23 ns 3.0 to 3.6 9 2 15 18 4.5 to 5.5 6.5 3 11 14 AC WAVEFORMS V M = 1.5 V at V CC 2.7 V and 3.6 V; V M = 0.5 V CC at V CC < 2.7 V and 4.5 V; V OL and V OH are the typical output voltage drop that occur with the output load. TEST CIRCUIT V cc V I na, nb INPUT V M PULSE GENERATOR V l R T D.U.T. V O C L 50pF R L = 1k GND t PHL tplh V OH ny OUTPUT V M V OL SV00377 Figure 1. Input (na, nb) to output (ny) propagation delays. Test Circuit for Outputs DEFINITIONS R L = Load resistor C L = Load capacitance includes jig and probe capacitiance R T = Termination resistance should be equal to Z OUT of pulse generators. TEST V CC V I t PLH/ t PHL < 2.7V V CC 2.73.6V 2.7V 4.5 V V CC SV00902 Figure 2. Load circuitry for switching times. 1998 Apr 20 5

DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 1998 Apr 20 6

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1998 Apr 20 7

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 1998 Apr 20 8

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 1998 Apr 20 9

DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 940883409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-04401 1998 Apr 20 10

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.