NXP 74HC_HCT1G00 2-input NAND gate datasheet

Similar documents
74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74AHC1G00; 74AHCT1G00

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

74AHC1G14; 74AHCT1G14

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LV08 provides a quad 2-input AND function.

74HC2G08-Q100; 74HCT2G08-Q100

The 74LV08 provides a quad 2-input AND function.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G125; 74HCT1G125

The 74LVC1G02 provides the single 2-input NOR function.

74HC30-Q100; 74HCT30-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Dual buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC280; 74HCT bit odd/even parity generator/checker

74HC153-Q100; 74HCT153-Q100

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC03-Q100; 74HCT03-Q100

74AHC1G126; 74AHCT1G126

74HC151-Q100; 74HCT151-Q100

The 74LV32 provides a quad 2-input OR function.

Dual buffer/line driver; 3-state

74AHC1G125; 74AHCT1G125

74AHC2G126; 74AHCT2G126

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

7-stage binary ripple counter

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

The 74LVC10A provides three 3-input NAND functions.

4-bit magnitude comparator

74HC08-Q100; 74HCT08-Q100

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC1G125; 74HCT1G125

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

The 74LVC1G11 provides a single 3-input AND gate.

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC132-Q100; 74HCT132-Q100

The 74LVC1G11 provides a single 3-input AND gate.

74HC126; 74HCT126. Quad buffer/line driver; 3-state

Low-power dual Schmitt trigger inverter

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

Hex inverter with open-drain outputs

74HC32-Q100; 74HCT32-Q100

3-to-8 line decoder, demultiplexer with address latches

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

2-input single supply translating NAND gate

The 74AXP1G04 is a single inverting buffer.

Octal buffer/line driver; 3-state

Triple inverting Schmitt trigger

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC2G125; 74HCT2G125

Single Schmitt trigger buffer

74AHC2G241; 74AHCT2G241

Bus buffer/line driver; 3-state

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Low-power configurable multiple function gate

8-bit parallel-in/serial-out shift register

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

Low-power configurable multiple function gate

The 74LVC00A provides four 2-input NAND gates.

74AHC30-Q100; 74AHCT30-Q100

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

The 74LVC2G32 provides a 2-input OR gate function.

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

74HC107-Q100; 74HCT107-Q100

74LVC07A-Q100. Hex buffer with open-drain outputs

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

Transcription:

NXP 74HC_HCT1G00 datasheet http://www.manuallib.com/nxp/74hc-hct1g00-2-input-nand-gate-datasheet.html The is a single. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to s in excess of VCC. ManualLib.com collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products. http://www.manuallib.com

Rev. 5 25 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a single. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to s in excess of V CC. Wide supply range from 2.0 V to 6.0 V Input levels: For 74HC1G00: CMOS level For 74HCT1G00: TTL level Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD22-115- exceeds 200 V Multiple package options Specified from 40 C to +85 C and 40 C to +125 C Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC1G00GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 74HCT1G00GW 74HC1G00GV 40 C to +125 C SC-74 body width 1.25 mm plastic surface-mounted package; 5 leads SOT753 74HCT1G00GV

4. Marking Table 2. Marking codes Type number Marking [1] 74HC1G00GW H 74HCT1G00GW T 74HC1G00GV H00 74HCT1G00GV T00 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 1 2 B Y mna097 4 1 2 & mna098 4 B Y mna099 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram 6. Pinning information 6.1 Pinning 74HC1G00 74HCT1G00 B 1 5 V CC 2 GND 3 4 Y 001aaf086 Fig 4. Pin configuration 6.2 Pin description Table 3. Pin description Symbol Pin Description B 1 data input 2 data input GND 3 ground (0 V) Y 4 data output V CC 5 supply Product data sheet Rev. 5 25 September 2013 2 of 12

7. Functional description Table 4. Function table H = HIGH level; L = LOW level Input Output B Y L L H L H H H L H H H L 8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). [1] Symbol Parameter Conditions Min Max Unit V CC supply 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V - 20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V - 20 m I O output current 0.5 V < V O <V CC +0.5V - 12.5 m I CC supply current - 25 m I GND ground current 25 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [2] - 200 mw [1] The input and output ratings may be exceeded if the input and output current ratings are observed. [2] bove 55 C, the value of P tot derates linearly with 2.5 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC1G00 74HCT1G00 Unit Min Typ Max Min Typ Max V CC supply 2.0 5.0 6.0 4.5 5.0 5.5 V V I input 0 - V CC 0 - V CC V V O output 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/ V input transition rise V CC = 2.0 V - - 625 - - - ns/v and fall rate V CC = 4.5 V - - 139 - - 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Product data sheet Rev. 5 25 September 2013 3 of 12

10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max For type 74HC1G00 V IH HIGH-level input V CC = 2.0 V 1.5 1.2-1.5 - V V CC = 4.5 V 3.15 2.4-3.15 - V V CC = 6.0 V 4.2 3.2-4.2 - V V IL LOW-level input V CC = 2.0 V - 0.8 0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V 1.9 2.0-1.9 - V I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 20 ; V CC = 6.0 V 5.9 6.0-5.9 - V I O = 2.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 2.6 m; V CC = 6.0 V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V - 0 0.1-0.1 V I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 20 ; V CC = 6.0 V - 0 0.1-0.1 V I O = 2.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I O = 2.6 m; V CC = 6.0 V - 0.16 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC = 6.0 V - - 1.0-1.0 I CC supply current V I =V CC or GND; I O =0; - - 10-20 V CC =6.0V C I input capacitance - 1.5 - - - pf For type 74HCT1G00 V IH HIGH-level input V CC = 4.5 V to 5.5 V 2.0 1.6-2.0 - V V IL LOW-level input V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 2.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 2.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC = 5.5 V - - 1.0-1.0 Product data sheet Rev. 5 25 September 2013 4 of 12

Table 7. Static characteristics continued Voltages are referenced to GND (ground = 0 V). ll typical values are measured at T amb =25 C. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max I CC supply current V I =V CC or GND; I O =0; V CC =5.5V I CC additional supply current 11. Dynamic characteristics per input; V CC = 4.5 V to 5.5 V; V I =V CC 2.1 V; I O =0 - - 10-20 - - 500-850 C I input capacitance - 1.5 - - - pf Table 8. Dynamic characteristics GND = 0 V; t r = t f 6.0 ns; ll typical values are measured at T amb =25 C. For test circuit, see Figure 6 Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max For type 74HC1G00 t pd propagation delay and B to Y; see Figure 5 [1] V CC = 2.0 V; C L = 50 pf - 25 115-135 ns V CC = 4.5 V; C L =50pF - 9 23-27 ns V CC = 5.0 V; C L =15pF - 7 - - - ns V CC = 6.0 V; C L =50pF - 8 20-23 ns C PD power dissipation capacitance V I =GNDtoV CC [2] - 19 - - - pf For type 74HCT1G00 t pd propagation delay and B to Y; see Figure 5 [1] V CC = 4.5 V; C L =50pF - 12 24-27 ns V CC = 5.0 V; C L =15pF - 10 - - - ns C PD power dissipation capacitance V I =GNDtoV CC 1.5 V [2] - 21 - - - pf [1] t pd is the same as t PLH and t PHL. [2] C PD is used to determine the dynamic power dissipation P D ( W). P D =C PD V CC 2 f i + (C L V CC 2 f o )where: f i = input frequency in MHz; f o = output frequency in MHz C L = output load capacitance in pf V CC = supply in Volts (C L V CC 2 f o ) = sum of outputs Product data sheet Rev. 5 25 September 2013 5 of 12

12. Waveforms, B input V M V CC t PHL t PLH PULSE GENERTOR V I DUT V O Y output V M RT CL mna100 mna101 For HC1G: V M = 0.5 V CC ; V I = GND to V CC Test data is given in Table 8. For HCT1G: V M = 1.3 V; V I = GND to 3.0 V C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Fig 5. Input to output propagation delays Fig 6. Load circuitry for switching times Product data sheet Rev. 5 25 September 2013 6 of 12

13. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.1 0 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-203 SC-88 EUROPEN PROJECTION ISSUE DTE 00-09-01 03-02-19 Fig 7. Package outline SOT353-1 (TSSOP5) Product data sheet Rev. 5 25 September 2013 7 of 12

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 L p e b p w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E Lp Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 02-04-16 06-03-16 Fig 8. Package outline SOT753 (SC-74) Product data sheet Rev. 5 25 September 2013 8 of 12

14. bbreviations Table 9. cronym CMOS DUT ESD HBM MM TTL bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 10. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT1G00 v.5 20130925 Product data sheet - 74HC_HCT1G00 v.4 Modifications: Section 1 General description updated. 74HC_HCT1G00 v.4 20070711 Product data sheet - 74HC_HCT1G00 v.3 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package SOT353 changed to SOT353-1 in Section 3 and Section 13. Quick reference data and Soldering sections removed. Section 2 Features and benefits updated. 74HC_HCT1G00 v.3 20020515 Product specification - 74HC_HCT1G00 v.2 74HC_HCT1G00 v.2 20010302 Product specification - 74HC_HCT1G00 v.1 74HC_HCT1G00 v.1 19980730 Preliminary specification - - Product data sheet Rev. 5 25 September 2013 9 of 12

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 5 25 September 2013 10 of 12

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Product data sheet Rev. 5 25 September 2013 11 of 12

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 2 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 10 Static characteristics..................... 4 11 Dynamic characteristics.................. 5 12 Waveforms............................. 6 13 Package outline......................... 7 14 bbreviations........................... 9 14.1 bbreviations.......................... 9 15 Revision history......................... 9 16 Legal information....................... 10 16.1 Data sheet status...................... 10 16.2 Definitions............................ 10 16.3 Disclaimers........................... 10 16.4 Trademarks........................... 11 17 Contact information..................... 11 18 Contents.............................. 12 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2013. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 25 September 2013 Document identifier: 74HC_HCT1G00