Section 4. Nonlinear Circuits

Similar documents
PHYS225 Lecture 9. Electronic Circuits

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

Operational Amplifiers

Nonlinear Op-amp Circuits

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

analyse and design a range of sine-wave oscillators understand the design of multivibrators.

Power Dissipation. Where Does Power Go in CMOS?

Designing Information Devices and Systems I Discussion 8B

Electronic Circuits Summary

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

At point G V = = = = = = RB B B. IN RB f

Chapter 10 Feedback. PART C: Stability and Compensation

EE100Su08 Lecture #9 (July 16 th 2008)

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

4.4 The MOSFET as an Amp and Switch

High Reliability Hallogic Hall- Effect Sensors OMH090, OMH3019, OMH3020, OMH3040, OMH3075, OMH3131 (B, S versions)

Induction_P1. 1. [1 mark]

Project Components. MC34063 or equivalent. Bread Board. Energy Systems Research Laboratory, FIU

LECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ESE319 Introduction to Microelectronics. Output Stages

THE INVERTER. Inverter

Hallogic Hall-Effect Sensors OH090U, OH180U, OH360U OHN3000 series, OHS3000 series OHN3100 series, OHS3100 series

ET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012

MM74C14 Hex Schmitt Trigger

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

Time Varying Circuit Analysis

Exploring Autonomous Memory Circuit Operation

MM74C14 Hex Schmitt Trigger

EE 230 Lecture 21. Nonlinear Op Amp Applications. Nonlinear analysis methods Comparators with Hysteresis

Homework 6 Solutions and Rubric

Inducing Chaos in the p/n Junction

Sample-and-Holds David Johns and Ken Martin University of Toronto

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Summary Notes ALTERNATING CURRENT AND VOLTAGE

Design of Analog Integrated Circuits

EE5311- Digital IC Design

ECE 2100 Lecture notes Wed, 1/22/03

Hallogic Hall-effect Sensors OH090U, OH180U, OH360U OHN3000 Series, OHS3000 Series OHN3100 Series, OHS3100 Series

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

EE141Microelettronica. CMOS Logic

ECE2210 Final given: Spring 08

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

Sequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

MM54C14 MM74C14 Hex Schmitt Trigger

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8

General Description DTS27X X -X X X -X. Lead. 27X coil1. R1 = R2 = 470Ω C1 = C2 = 2.2 μ F The R, C value need to be fine tuned base on coils design.

CD40106BC Hex Schmitt Trigger

NAME SID EE42/100 Spring 2013 Final Exam 1

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5

ECE 546 Lecture 10 MOS Transistors

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

EE155/255 Green Electronics

Digital Electronics Part II - Circuits

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

ELECTRICAL ENGINEERING

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters

Chapter 31 Electromagnetic Oscillations and Alternating Current LC Oscillations, Qualitatively

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Homework Assignment 08

Converter System Modeling via MATLAB/Simulink

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

An Ultra Low Resistance Continuity Checker

Chapter 9: Controller design

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Block Diagram 1 REG. VCC 2 Hall Plate Amp B 3 GND 4 Pin Assignment 277 (276) Front View 1 : VCC 2 : 3 : B :GND Name P/I/O Pin # Desc

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

The output voltage is given by,

Lecture 7: Transistors and Amplifiers

DIRECTIONAL COUPLERS

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators


1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

INSTRUMENTAL ENGINEERING

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

ATS177. General Description. Features. Applications. Ordering Information SINGLE OUTPUT HALL EFFECT LATCH ATS177 - P L - X - X

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

AN8814SB. 4-channel driver IC for optical disk drive. ICs for Compact Disc/CD-ROM Player. Overview. Features. Applications.

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Transcription:

Section 4 Nonlinear Circuits

1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time: t PD : The time it takes for the output to accomplish % 50 of its transition in response to a predetermined voltage step at the input Op amps as voltage comparators: If the speed is not critical op amp is an excellent comparator As a comparator op amp is open loop (no control on V N ) and most of the time it is in saturation

LM 301 (op amp) does not have any internal C C, and has higher slew rate. Compensation Is not necessary in open loop applications. In general op amps are intended for negative feedback operation and their dynamics Are not optimized for open-loop response. General purpose IC comparators: Output and GND are externally accessible (LM 319, LM 339) V P < V N : Q o (on) V CC (Logic) = 5 V, V EE (Logic) = 0 V V P > V N : Q o (off)

2 ) Comparator Applications Level Detectors Nonlinear Circuits Monitors a physical variable that can be expressed in terms of voltage V T = ( 1+ (R 2 /R 1 )) V REF V I < V T : Q o (off), LED (off) V I > V T : Q o (on), LED (on) If the input voltage is equal to V CC, we are monitoring the power supply

On Off Control T < T 0 : VP > VN, Q o (off), LM 395 (on), Heater (off) T > T 0 : VN < VP, Q o (on), LM 395 (off), Heater (on)

Window Detectors When the input voltage falls within a specified band, the output voltage is activated Window detectors are used in production line testing to sort out circuits that fail to meet a given tolerance.

Pulse-Width Modulation Applications are in signal transmission and power control V I : V m sin (ωt) V TR : Triangular wave T L, T H : the time spent by v o in the low and high state within a given cycle of TR D(%) = 100. (T H /(T H +T L )) or D (%) = 100. (V I / V m )

2 ) Schmitt Triggers Positive feedback forces the amplifier into saturation Inverting Schmitt Triggers: V TH = ( R 1 / (R 1 + R 2 )). V OH V TL = ( R 1 / (R 1 + R 2 )). V OL Inverting type threshold controller by the output voltage

A VTC with two separate tripping points is said to exhibit hysteresis : ΔV T = ( R 1 / (R 1 +R 2 ) ) (V OH V OL ) Non - Inverting Schmitt Triggers: V TH = ( - R 1 / R 2 ). V OH V TL = ( -R 1 / R 2 ). V OL ΔVT = ( R 2 / R 1 ) (V OH V OL )

Single Supply Schmitt Triggers: V TL = [( R 1 R 3 )/((R 1 R 3 )+R 2 )]. V CC V TH = [ R 1 /((R 1 R 3 )+R 2 )]. V CC R 4 << R 3 +( R 1 R 2 ) R 5 << ( R 3 + R 4 ) R 4 / R 3 = (V TH -V TL ) / V CC R 2 / R 1 = (V CC -V TL ) / V TH

3 ) Precision Rectifiers Half- Wave Rectifier: V o = V I ; V I > 0 and V o = 0 ; V I < 0 Full- Wave Rectifier: V o = V I ; V I > 0 and V o = - V I ; V I < 0 Rectifier Implementation: In diodes, the non-zero Vd (on) may cause intolerable errors In low-level signal rectification. Half- Wave Rectifiers: Case 1: V I > 0 : D (on), V o = V I Case 2: V I < 0 : D (off), V o = 0 Diode op amp combination : Super Diode

Case 1: V I > 0 : D1 (on), D2 (off)= 0, V o = 0 Case 2: V I < 0 : D1 (off), D2 (on)= 0, V o = (- R2 / R1) VI Full- Wave Rectifiers: V 0 = - ( R 5 / R 4 ). V I -( R 5 /R 3 ). V HW V HW = - (R 2 /R 1 ). V I, V I > 0 V HW = 0, V I < 0 V o = A p. V I, V I > 0 V o = - A n. V I, V I <0 A p =A n =A, V o = A V I R 1 =R 2 =R 4 =R, R 3 =R / 2, R 5 =A.R

AC DC Converters: AC signal is full-wave rectified, low-pass filtered and synthesize a DC voltage AC Dc converters are calibrated to give r.m.s. of the AC signal V(t) = V m. Sin (ω. t), V avg = (2/π). V m, V rms = 0.707. V m, V rms = 1.11 V avg Example of an AC DC converter:

5 ) Peak Detectors We need four blocks for implementing a peak detector: Analog Memory to hold the value of the most recent peak (Capacitor, C H ) Unidirectional current switch to further charge the capacitor when a new peak comes along (Diode, D2) A device to force the capacitance voltage to track the input voltage when a new peak comes along (Voltage Follower, OA1) A switch to periodically reinitialize V o to zero (FET discharge switch in parallel with C) OA2 prevents discharge by R and external load D 1 and R prevent OA1 from saturating after A peak has been detected.

Track Mode: D 1 (off), D 2 (on), OA1 (feedback path, D 2 -OA2- R), No current through R so V o =V I (track) OA1 sources current to charge C H over D 2 Hold Mode: After peaking V I decreases so: D 1 (on), D 2 (off), OA1 (Alternative feedback path), R provides current path for D 1

6 ) Sample and Hold Circuits Nonlinear Circuits SHA: The value of the input signal is captured instantaneously THA: After capturing the signal the circuit tracks the signal until the next Capturing happens (More practical to implement) Track Mode: SW closed D 1 (off), D 2 (off), OA1 (feedback path, SW-OA2- R), No current through R so V o =V I (track), OA1 is a voltage follower Hold Mode: SW open D 1, D 2 prevent OA1 from saturation C H retains whatever voltage it had