.SET-RESET CAPABILITY

Similar documents
HCC/HCF4093B QUAD 2-INPUT NAND SCHMIDT TRIGGERS

HCC/HCF4042B QUAD CLOCKED D LATCH

HCC4527B HCF4527B BCD RATE MULTIPLEXER

HCC/HCF40181B 4-BIT ARITHMETIC LOGIC UNIT

.EXPANDABLE WITH MULTIPLE PACKAGES

HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

Obsolete Product(s) - Obsolete Product(s)

HCF4555B DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT HIGH ON SELECT

HCF4089B BINARY RATE MULTIPLIER

HCF4532B 8-BIT PRIORITY ENCODER

HCF4543B BCD-TO-7-SEGMENT LATCH/DECODER/LCD DRIVER

Obsolete Product(s) - Obsolete Product(s)

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING) tpd = 11 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

Obsolete Product(s) - Obsolete Product(s)

M74HC20TTR DUAL 4-INPUT NAND GATE

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

M74HCT688TTR 8 BIT EQUALITY COMPARATOR

M74HC147TTR 10 TO 4 LINE PRIORITY ENCODER

Obsolete Product(s) - Obsolete Product(s)

2N2904A-2N2905A 2N2906A-2N2907A

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

MC MC35172 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS.. GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2.1MHz, 2V/µs

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

LD1117 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

CD4013BC Dual D-Type Flip-Flop

TEA6422 BUS-CONTROLLED AUDIO MATRIX

2N3904 SMALL SIGNAL NPN TRANSISTOR

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

CD4024BC 7-Stage Ripple Carry Binary Counter

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

TC4013BP,TC4013BF,TC4013BFN

CD4021BC 8-Stage Static Shift Register

MM74C73 Dual J-K Flip-Flops with Clear and Preset

STD5N20L N-CHANNEL 200V Ω - 5A DPAK STripFET MOSFET

Obsolete Product(s) - Obsolete Product(s)

MM74C175 Quad D-Type Flip-Flop

MM74HC175 Quad D-Type Flip-Flop With Clear

TC74HC74AP,TC74HC74AF,TC74HC74AFN

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

NE556 SA556 - SE556 GENERAL PURPOSE DUAL BIPOLAR TIMERS. LOW TURN OFF TIME MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

MM74C93 4-Bit Binary Counter

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

7.5A LOW DROP POSITIVE VOLTAGE REGULATOR ADJUSTABLE AND FIXED. October 2002

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

LD1117A SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

74VHC393 Dual 4-Bit Binary Counter

CD4013BM CD4013BC Dual D Flip-Flop

L78L00 SERIES POSITIVE VOLTAGE REGULATORS

LD1117A SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Obsolete Product(s) - Obsolete Product(s)

Octal 3-State Noninverting Transparent Latch

Presettable Counters High-Performance Silicon-Gate CMOS

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC151 8-Channel Digital Multiplexer

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

TC74HC373AP,TC74HC373AF,TC74HC373AFW

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters


MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

KD A LOW DROP POSITIVE VOLTAGE REGULATOR ADJUSTABLE AND FIXED

74LVX273 Low Voltage Octal D-Type Flip-Flop

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

ST3L01 TRIPLE VOLTAGE REGULATOR

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate


Transcription:

DUAL D TYPE FLIP FLOP.SET-RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK LEEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (typ.) CLOCK TOGGLE RATE AT 10 QUIESCENT CURRENT SPECIFIED TO 20 FOR HCC DEICE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS 5, 10, AND 15 PARAMETRIC RATINGS INPUT CURRENT OF 100nA AT 18 AND 25 C. FOR HCC DEICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TEN- TATIE STANDARD No. 13A, STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEICES EY (Plastic Package) M1 (Micro Package) F (Ceramic Frit Seal Package) C1 (Plastic Chip Carrier) ORDER CODES : HCC4013BF HCF4013BM1 HCF4013BEY HCF4013BC1 PIN CONNECTIONS DESCRIPTION The HCC4013B (extended temperature range) and HCF4013B (intermediate temperature range) are monolithic integrated circuits, available in 14-lead dual in-line plastic or ceramic package and plastic micropackage. The HCC/HCF4013B coists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applicatio, and, by connecting Q output to the data input, for counter and toggle applicatio. The logic level present at the D input is traferred to the Q output during the positive-going traition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively. June 1989 1/11

HCC/HFC4013B ABSOLUTE MAXIMUM RATINGS Symbol Parameter alue Unit DD * Supply oltage : HCC HCF 0.5 to + 20 0.5 to + 18 i Input oltage 0.5 to DD + 0.5 I I DC Input Current (any one input) ± 10 ma P tot Total Power Dissipation (per package) Dissipation per Output Traistor for T op = Full Package-temperature Range 200 100 mw mw T op Operating Temperature : HCC HCF 55 to + 125 40to+85 T stg Storasge Temperature 65 to + 150 C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditio above those indicated in the operational sectio of this specification is not implied. Exposure to absolute maximum rating conditio for external periods may affect device reliability. * All voltages are with respect to SS (GND). RECOMMENDED OPERATING CONDITIONS Symbol Parameter alue Unit DD Supply oltage : HCC HCF 3to18 3to15 I Input oltage 0 to DD T op Operating Temperature : HCC HCF 55 to + 125 40to+85 C C C C LOGIC DIAGRAM AND TRUTH TABLE (one of two identical flip flops) CL D R S Q Q / 0 0 0 0 1 / 1 0 0 1 0 \ X 0 0 Q Q NO CHANGE X X 1 0 0 1 X X 0 1 1 0 X X 1 1 1 1 LOGIC 0 = LOW = LOW LEEL LOGIC 1 = HIGH X = DON T CARE N(N) = FF1/FF2 TERMINAL ASSIGNEMENT 2/11

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditio) Symbol I L OH OL IH IL I OH I OL I IH,I IL Parameter Quiescent Current Output High oltage Output Low oltage Input High oltage Input Low oltage Output Drive Current Output Sink Current Input Leakage Current HCC HCF HCC HCF HCC HCF HCC HCF Test Conditio alue I O I O DD T Low * 25 C T High * () () (µa) () Min. Max. Min. Typ. Max. Min. Max. 0/5 5 1 0.02 1 30 0/10 10 2 0.02 2 60 0/15 15 4 0.02 4 120 0/20 20 20 0.04 20 600 0/5 5 4 0.02 4 30 0/10 10 8 0.02 8 60 0/15 15 16 0.02 16 120 0/5 < 1 5 4.95 4.95 4.95 0/10 < 1 10 9.95 9.95 9.95 0/15 < 1 15 14.95 14.95 14.95 5/0 < 1 5 0.05 0.05 0.05 10/0 < 1 10 0.05 0.05 0.05 15/0 < 1 15 0.05 0.05 0.05 0.5/4.5 < 1 5 3.5 3.5 3.5 1/9 < 1 10 7 7 7 1.5/13.5 < 1 15 11 11 11 4.5/0.5 < 1 5 1.5 1.5 1.5 9/1 < 1 10 3 3 3 13.5/1.5 < 1 15 4 4 4 0/5 2.5 5 2 1.6 3.2 1.15 0/5 4.6 5 0.64 0.51 1 0.36 0/10 9.5 10 1.6 1.3 2.6 0.9 0/15 13.5 15 4.2 3.4 6.8 2.4 0/ 5 2.5 5 1.53 1.36 3.2 1.1 0/ 5 4.6 5 0.52 0.44 1 0.36 0/10 9.5 10 1.3 1.1 2.6 0.9 0/15 13.5 15 3.6 3.0 6.8 2.4 0/5 0.4 5 0.64 0.51 1 0.36 0/10 0.5 10 1.6 1.3 2.6 0.9 0/15 1.5 15 4.2 3.4 6.8 2.4 0/5 0.4 5 0.52 0.44 1 0.36 0/10 0.5 10 1.3 1.1 2.6 0.9 0/15 1.5 15 3.6 3.0 6.8 2.4 0/18 18 ± 0.1 ±10 5 ± 0.1 ± 1 Any Input 0/15 15 ± 0.3 ±10 5 ± 0.3 ± 1 C I Input Capacitance Any Input 5 7.5 pf *T Low= 55 C for HCC device : 40 C for HCF device. * THigh= + 125 C for HCC device : + 85 C for HCF device. The Noise Margin for both 1 and 0 level is : 1 min. with DD = 5, 2 min. with DD = 10, 2.5 min. with DD =15. Unit µa ma ma µa 3/11

HCC/HFC4013B DYNAMIC ELECTRICAL CHARACTERISTICS (T amb =25 C, C L = 50pF, R L = 200kΩ, typical temperature coefficient for all DD = 0.3%/ C values, all input rise and fall time = 20) Symbol t PLH,t PHL t PLH t PHL Parameter Propagation Delay Time (clock to Q or Q outputs) Propagation Delay Time (set to Q or reset to Q) Test Conditio alue DD () Min. Typ. Max. 5 150 300 10 65 130 15 45 90 5 150 300 10 65 130 15 45 90 Propagation Delay Time (set to Q or reset to Q) 5 10 200 85 400 170 15 60 120 t THL,t TLH Traition Time 5 100 200 10 50 100 15 40 80 f CL * Maximum Clock Input Frequency 5 3.5 7 10 8 16 15 12 24 t W Cock Pulse Width 5 140 70 10 60 30 15 40 20 t r,t f ** Clock Input Rise or Fall Time 5 15 10 4 15 1 t W Set or Reset Pulse Width 5 180 90 10 80 40 15 50 25 t setup Data Setup Time 5 40 20 10 20 10 15 15 7 Unit MHz µs * Input tr, t f= 5. ** If more than unit is cascaded in a parallel clocked application, tr should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the traition time of the carry output driving stage for the estimated capacitive load. 4/11

Typical Output Low (sink) Current Characteristics. Minimum Output Low (sink) Current Characteristics. Typical Output High (source) Current Characteristics. Minimum Output High (source) Current Characteristics. Typical Propagation Delay Time vs. Load Capacitance (CLOCK or SET to Q, CLOCK or RESET to Q). Typical Propagation Delay Time vs. Load Capacitance (SET to Q or RESET to Q). 5/11

HCC/HFC4013B Typical Maximum Clock Frequency vs. Supply oltage. Typical Power Dissipation Device vs. Frequency. TEST CIRCUITS Quiescent Device Current. Noise Immunity. Input Leakage Current. 6/11

Plastic DIP14 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. a1 0.51 0.020 B 1.39 1.65 0.055 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 15.24 0.600 F 7.1 0.280 I 5.1 0.201 L 3.3 0.130 Z 1.27 2.54 0.050 0.100 P001A 7/11

HCC/HFC4013B Ceramic DIP14/1 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 20 0.787 B 7.0 0.276 D 3.3 0.130 E 0.38 0.015 e3 15.24 0.600 F 2.29 2.79 0.090 0.110 G 0.4 0.55 0.016 0.022 H 1.17 1.52 0.046 0.060 L 0.22 0.31 0.009 0.012 M 1.52 2.54 0.060 0.100 N 10.3 0.406 P 7.8 8.05 0.307 0.317 Q 5.08 0.200 P053C 8/11

SO14 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 1.75 0.068 a1 0.1 0.2 0.003 0.007 a2 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 0.019 c1 45 (typ.) D 8.55 8.75 0.336 0.344 E 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 7.62 0.300 F 3.8 4.0 0.149 0.157 G 4.6 5.3 0.181 0.208 L 0.5 1.27 0.019 0.050 M 0.68 0.026 S 8 (max.) P013G 9/11

HCC/HFC4013B PLCC20 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 9.78 10.03 0.385 0.395 B 8.89 9.04 0.350 0.356 D 4.2 4.57 0.165 0.180 d1 2.54 0.100 d2 0.56 0.022 E 7.37 8.38 0.290 0.330 e 1.27 0.050 e3 5.08 0.200 F 0.38 0.015 G 0.101 0.004 M 1.27 0.050 M1 1.14 0.045 P027A 10/11

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no respoability for the coequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No licee is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificatiomentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical componentsin life support devices or systems without express written approval of SGS-THOMSON Microelectonics. 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A 11/11