Temperature-dependent characteristics of 4H SiC junction barrier Schottky diodes

Similar documents
Edge termination study and fabrication of a 4H SiC junction barrier Schottky diode

Al/Ti/4H SiC Schottky barrier diodes with inhomogeneous barrier heights

Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures

High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena

Schottky Rectifiers Zheng Yang (ERF 3017,

Barrier inhomogeneities of Pt contacts to 4H SiC *

Parametric simulation of SiC Schottky JBS structures

System Modeling and Characterization of SiC Schottky Power Diodes

Sensors & Transducers 2014 by IFSA Publishing, S. L.

Fabrication of a 600V/20A 4H-SiC Schottky Barrier Diode

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Semiconductor Physics fall 2012 problems

Maejo International Journal of Science and Technology

Parameter analysis for gate metal oxide semiconductor structures of ion-implanted 4H silicon carbide metal semiconductor field-effect transistors

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Metal Semiconductor Contacts

M R S Internet Journal of Nitride Semiconductor Research

Compound buried layer SOI high voltage device with a step buried oxide

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

Characterization of ion-implanted 4H-SiC Schottky barrier diodes

EECS130 Integrated Circuit Devices

Electrical Characterization of PiN Diodes with p + layer Selectively Grown by VLS Transport

8. Schottky contacts / JFETs

Spring Semester 2012 Final Exam

Semiconductor Junctions

Lecture 04 Review of MOSFET

Effects of Antimony Near SiO 2 /SiC Interfaces

Schottky diodes. JFETs - MESFETs - MODFETs

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

Electronic Supplementary Information. Recombination kinetics in silicon solar cell under low-concentration: Electroanalytical

Current mechanisms Exam January 27, 2012

Semiconductor Physics Problems 2015

Theoretical Study on Graphene Silicon Heterojunction Solar Cell

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

Semiconductor Physics fall 2012 problems

Schottky Junction Prepared by Vacuum Evaporation Technique

Lecture 9: Metal-semiconductor junctions

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric

A SIMULATION MODEL APPROACH TO ANALYSIS OF HIGH BREAKDOWN VOLTAGE IN NORMALLY-OFF 4H-SiC VERTICAL JUNCTION FIELD EFFECT TRANSISTOR

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Schottky Diode Applications of the Fast Green FCF Organic Material and the Analyze of Solar Cell Characteristics

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

Novel High-Efficiency Crystalline-Si-Based Compound. Heterojunction Solar Cells: HCT (Heterojunction with Compound. Thin-layer)

Leakage Mechanisms. Thin films, fully depleted. Thicker films of interest for higher voltage applications. NC State

n i exp E g 2kT lnn i E g 2kT

Diodes for Power Electronic Applications

Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1)

Introduction to Power Semiconductor Devices

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Breakdown Voltage Characteristics of SiC Schottky Barrier Diode with Aluminum Deposition Edge Termination Structure

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

Fabrication and Characteristics Study Ni-nSiC Schottky Photodiode Detector

Lab #5 Current/Voltage Curves, Efficiency Measurements and Quantum Efficiency

Session 6: Solid State Physics. Diode

Semi-insulating SiC substrates for high frequency devices

Chap. 11 Semiconductor Diodes

STUDY OF LAYERS OF METAL NANOPARTICLES ON SEMICONDUCTOR WAFERS FOR HYDROGEN DETECTION

Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure

MEGAWATT SOLID-STATE ELECTRONICS

Electrical Characteristics of Multilayer MoS 2 FET s

Figure 3.1 (p. 141) Figure 3.2 (p. 142)

Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting

Modelling of Diamond Devices with TCAD Tools

Preliminary measurements of charge collection and DLTS analysis of p + /n junction SiC detectors and simulations of Schottky diodes

Trench IGBT failure mechanisms evolution with temperature and gate resistance under various short-circuit conditions

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

Semiconductor Detectors

ITT Technical Institute ET215 Devices I Unit 1

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Lateral SiC bipolar junction transistors for high current IC driver applications

Quiz #1 Practice Problem Set

M. De Napoli, F. Giacoppo, G. Raciti, E. Rapisarda, C. Sfienti. Laboratori Nazionali del Sud (LNS) INFN University of Catania. IPRD Oct.

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

TRANSVERSE SPIN TRANSPORT IN GRAPHENE

Section 12: Intro to Devices

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

MI 48824, USA ABSTRACT

A study of the silicon Bulk-Barrier Diodes designed in planar technology by means of simulation

Surface Transfer Doping of Diamond by Organic Molecules

6.012 Electronic Devices and Circuits

Analysis of temperature-dependent current-voltage characteristics and extraction of. series resistance in Pd/ZnO Schottky barrier diodes

Song and Feng Pan b) * Laboratory of Advanced Materials (MOE), School of Materials Science and Engineering,

Electron-irradiation-induced deep levels in n-type 6H SiC. Citation Journal of Applied Physics, 1999, v. 85 n. 11, p

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Tunneling transport. Courtesy Prof. S. Sawyer, RPI Also Davies Ch. 5

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET

MOS CAPACITOR AND MOSFET

Electronics The basics of semiconductor physics

Supporting information

Chapter 7. Solar Cell

Section 12: Intro to Devices

Characterization of Semiconductors by Capacitance Methods

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.

Chapter 7. The pn Junction

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Transcription:

Temperature-dependent characteristics of 4H SiC junction barrier Schottky diodes Chen Feng-Ping( ) a), Zhang Yu-Ming( ) a), Zhang Yi-Men( ) a), Tang Xiao-Yan( ) a), Wang Yue-Hu( ) a), and Chen Wen-Hao( ) b) a) School of Microelectronics, Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, Xidian University, Xi an 7171, China b) School of Technical Physics, Xidian University, Xi an 7171, China (Received 24 May 211; revised manuscript received 17 October 211) The current voltage characteristics of 4H SiC junction barrier Schottky (JBS) diodes terminated by an offset field plate have been measured in the temperature range of 25 3 C. An experimental barrier height value of about.5 ev is obtained for the Ti/4H SiC JBS diodes at room temperature. A decrease in the experimental barrier height and an increase in the ideality factor with decreasing temperature are shown. Reverse recovery testing also shows the temperature dependence of the peak recovery current density and the reverse recovery time. Finally, a discussion of reducing the reverse recovery time is presented. Keywords: 4H SiC junction barrier Schottky diode, temperature dependence, electrical characteristics PACS: 73.4.Ns, 73.4. c, 85.3.Hi, 73.3.+y DOI: 1.188/1674-156/21/3/3734 1. Introduction Nowadays, almost all power electronic converter systems use Si-based power semiconductor switches. The performance of these switches is approaching the theoretical limit of the Si material. Another material with superior properties as compared with Si is silicon carbide (SiC), which is a promising candidate for use in the next generation of power devices, especially for high-voltage or high-temperature applications. Several papers have compared the Sibased with SiC-based power electronic devices and given the relative merits of wide band gap semiconductors, like SiC for high-voltage or high-temperature applications. [1 3] The 4H SiC Schottky barrier diodes (SBDs) have been proved to have great potential in power applications because of their low conduction loss and fast switching speed. [4] One major issue of the SBD is its high reverse leakage current, especially at elevated temperatures. The junction barrier Schottky (JBS) diode is proposed for it offers Schottky-like onstate and fast switching characteristics, while the offstate characteristics have a low leakage current similar to that of the PiN diode. [5] However, when temperature rises, the electrical parameters and the conduction mechanism of the metal-semiconductor (MS) interface change. To understand the influence of variation of temperature on the characteristics of 4H SiC JBS diodes, temperature variation measurements were carried out. Furthermore, current voltage (I V ) and reverse recovery characteristics are discussed in this paper. Moreover, the ideality factor, barrier height, series resistance, reverse recovery time, and peak reverse voltage were calculated and analysed. 2. Design and fabrication An offset field plate (FP) is employed as the edge termination in this experiment, and its structure is shown in Fig. 1. A 1 µm N epilayer with nitrogen doping of 1.56 1 15 cm 3 was grown on the N + substrate produced by Cree and doped with nitrogen at a concentration higher than 1 1 18 cm 3. To form selective P-type regions in 4H SiC, aluminum-ion (Al + ) or boron-ion (B + ) implantation is commonly employed. Aluminum is particularly attractive for implantation Project supported by the National Natural Science Foundation of China (Grant No. 6166), the 13115 Innovation Engineering of Shaanxi, China (Grant No. 28ZDKG-3), and the Key Laboratory Fund of Ministry of Education, China (Grant No. JY111251). Corresponding author. E-mail: fpchen@yeah.net 212 Chinese Physical Society and IOP Publishing Ltd http://iopscience.iop.org/cpb http://cpb.iphy.ac.cn 3734-1

to form heavily doped P + regions with low sheet resistances, because Al acceptors have smaller ionisation energies (19 and 24 mev) than B acceptors (285 and 3 mev) in 4H and 6H SiC, respectively. Whereas the use of B is much more effective for implantation to form deep P N junctions because of its lighter atom mass resulting in larger projected ranges. [6] In this work, Al + and B + were implanted with energy and dose being 15 ev/1.45 1 14 cm 2, and 4 ev/1.79 1 15 cm 2, respectively. Then the sample was annealed at 165 C for 45 min in argon ambience to activate the implanted ions. During annealing, a graphite crucible full of SiC powder was used to protect the surface of 4H SiC, and avoid Si atoms escaping from surface at high annealing temperature. [7] A 5 nm SiO 2 layer was deposited on the surface as a passivation layer. A multi-layer consisting of Ti and Al was deposited in the P + regions, followed by a tri-layer metallization of Ti/Ni/Ag deposited on the backside, and subsequently annealed at 1 C in a gas mixture of 97% N 2 and 3% H 2 for 5 min. Finally, bi-layer metallization of Ti/Ag was used to form the front Schottky metal contact and FPs simultaneously. Schottky contact P type ohmic contact field palte SiO 2 layer N - epilayer P + region N + substrate N type ohmic contact Fig. 1. Schematic cross section of a JBS diode with an offset FP as edge termination. 3. Results and discussion 3.1. DC characteristics Temperature-dependent I V characteristics of the devices were tested by using a Keithley 42. Figure 2 shows the temperature-dependent forward I V characteristics of a 6.25 1 4 cm 2 JBS diode. As can be seen in region I, the JBS current coincides with the Schottky diode due to the thermionic emission effect, which is characterised by a positive temperature I/A 1 1-1 1-2 1-3 1-4 I II 25 C 5 C 1 C 15 C 2 C 25 C 3 C 1 2 3 4 5 V/V Fig. 2. Forward characteristics of the JBS diode in the temperature range of 25 3 C. coefficient (TC). In region II, the series resistance is dominated by the N-drift layer of the Schottky portion, so that a negative TC arises. [8,9] It is easy to see that when the voltage reaches 2 V, the current density is larger than 2 A/cm 2 at room temperature. With temperature increasing from 25 to 3 C, the turn-on voltage of the JBS diode decreases from.81 to.63 V. The forward bias current passing through a uniform MS interface due to thermionic emission can be expressed as ( ) ] qv I = I S [exp 1, (1) nkt where I S is the saturation current derived from the straight line intercept of ln I at V = and is given by ( I S = AA T 2 exp φ ) B, (2) kt where φ B is the zero bias apparent barrier height, k is the Boltzmann constant, T is the absolute temperature, V is the forward-bias voltage, A is the diode area, and A is the Richardson constant which is 146 A cm 2 K 2 for N-type 4H SiC; [1] n in Eq. (1) is the ideality factor and can be used to find the deviation of the experimental I V data from those of the 3734-2

ideal thermionic model. At a low forward voltage, the ideality factor can be calculated as follows: n = q V kt ln I, (3) Equation (3) shows that in a suitable range of forward bias voltage, the slope of the forward waveform in logarithmic coordinates should be close to q/kt, therefore, n should have a value close to 1. Since the inhomogeneity of Schottky barrier height in the actual area of electrode is hard to determine, the conventional activation energy method is employed to obtain φ B. When V takes a suitable value, we can obtain the following equation from Eqs. (1) and (2): ( qv I F = AA T 2 exp nkt φ ) B. (4) kt Take the logarithm of both sides of Eq. (4), we can obtain ( ) IF ln T 2 = ln(aa ) 1 ( φ B qv ), (5) kt n where φ B qv n is the activation energy, and I F is the forward current at certain forward bias V. Figure 3 shows the ln(i S /T 2 ) versus 1/T plot according to Eq. (5). Figure 4(b) shows the series resistance extracted from Eq. (6). As can be seen in this figure that it increases significantly from 8.4 Ω at 25 C to 33.83 Ω at 3 C. The increased resistance is largely due to the increasing resistance in the 1-µm-thick drift layer caused by the decrease of electron mobility with elevated temperature. Ideality factor On-resistance/W 2. 1.5 1..5 1 2 3 4 3 2 1 (a) (b) Temperature/C n φ B 1.5 1..5 Barrier height/ev 1-9 1 2 3 Temperature/C ASK -2 1-1 Fig. 4. Extracted results at different temperatures. (a) Temperature dependence of the ideality factor and barrier height. (b) Temperature dependence of series resistance. IS T 2 1-11 1-12 1.5 2. 2.5 3. 3.5 4. 1 1SK T -1 Fig. 3. Richardson plot of ln(i S /T 2 ) versus 1/T according to the activation energy method. Figure 4(a) shows the n and φ B as a function of temperature extracted from I V experimental data. As can be seen in this figure, the experimental value of n increases and φ B decreases with the decrease in temperature. At a high forward voltage, the series resistance R D can be given by R D = ( 1 ln I F nkt V q ) / ( ) IF. (6) V The temperature-dependent reverse blocking characteristics of the JBS diode are shown in Fig. 5. In the temperature range of 5 C 3 C, the reverse current of Reverse current/a 1-2 1-4 1-6 1-8 1-1 4 8 12 16 Reverse voltage/v 5 C 1 C 15 C 2 C 25 C 3 C Fig. 5. Temperature-dependent reverse I V characteristics of a JBS diode. 3734-3

JBS diode grows from 1.9 1 6 to 4.1 1 3 A under 15 V reverse bias. Apparently, because at low voltage bias, the leakage current is dominated by thermionic emission, the reverse current increases with temperature. At high reverse bias, the leakage current is less sensitive to the temperature, which is mainly dominated by the tunneling current. [11] Voltage/V 2-2 -4 3.2. Reverse recovery characteristics The reverse recovery test was performed using the setup shown in Fig. 6. The system includes a Cascade probe station with micromanipulators and microscope for probe positioning, two Agilent E3631A voltage sources supplying a forward voltage and a 5 V reverse voltage, a single-pole double-throw switch which switches forward state to reverse state within 2 ns, a Tektronix TPS212 oscilloscope with a frequency limit f MAX = 1 MHz to monitor and record the output waveforms, and a 1 Ω resistance R1 used to measure the current. voltage source 1 R1 oscilloscope 1 W device under test voltage source 2 Fig. 6. Schematic of experimental setup for reverse recovery measurements. For the test, the chopper circuit was set up with device under test (DUT) in a temperature-controlled probe station. Under the test conditions, the JBS diode was switched from a 1 V forward bias to the blocking state with a reverse bias of 5 V within 2 ns as shown in Fig. 7. Table 1 shows the reverse recovery time t rr and peak reverse current density J RM at different temperatures extracted from Fig. 8. It can be seen that t rr increases slightly from 44 to 52 ns, while J RM increases from 87.2 to 162.3 A/cm 2 when the temperature rises, corroborating the bipolar conduction under these conditions. -6 1. 2. 3. Time/1-7 s Fig. 7. Voltage waveform. Table 1. The values of t rr and J RM at different temperatures. Temperature/ C t rr/ns J RM /A cm 2 25 44 87.2 5 44 91.9 1 46 12.5 15 47 111.4 2 47 116.8 25 51 14.9 3 52 162.3 The fast switching behaviour of JBS diodes with Al and B implanted in P + regions as in this work can be related to the presence of lifetime-killing defects (recombination centers) in the vicinity of P N junction compared with Refs. [12] [14]. The influence of boron on minority carrier lifetime in N-type 4H SiC CVD-grown epilayers was studied by Storasta et al. [15] Although the recombination mechanism was not understood, the clear correlation between the background boron concentration (in the range from 6 1 12 to 4 1 13 cm 3 ) and reduction of the minority carrier Current density/ascm -2 1-1 -2 Time/1-7 s 5 C 1 C 15 C 2 C 25 C 3 C 1. 2. 3. Fig. 8. (colour online) Temperature-dependent recovery characteristics of a JBS diode. 3734-4

lifetime (from 5 to 2 ns) has been shown. [16] It demonstrates that SiC JBS diodes can operate at a fast switch speed and a high temperature. 4. Conclusion 4H SiC SBD and JBS diodes with offset FP have been fabricated. DC tests show that the JBS diodes have excellent performances with a turn-on voltage of.85 V and a series resistance of 8.4 Ω. It also shows very good performances in the temperature range of 25 3 C. Switch tests demonstrate that the JBS diodes have a fast switch speed. Reverse recovery time and peak reverse current density increase with operating temperature. Implantation of boron can be effectively used to improve the switch speed, and thus to reduce energy loss during switching. References [1] Tang X Y, Zhang Y M and Zhang Y M 29 Acta Phys. Sin. 58 494 (in Chinese) [2] Tolbert L M, Ozpineci B, Islam S K and Chinthavali M 23 Proc. Int. Conf. Power Energy Systems 24 317 [3] Han R, Fan X Y and Yang Y T 21 Acta Phys. Sin. 59 4261 (in Chinese) [4] Takao K, Shinohe T, Harada S, Fukuda K and Ohashi H 21 Digital Object Identifier 21 25 23 [5] Lin Z, Chow T P, Jones K A and Agarwal A 26 IEEE Tran. Electron Dev. 53 363 [6] Negoro Y, Miyamoto N, Kimoto T and Matsunami H 22 IEEE Tran. Electron Dev. 49 155 [7] Guo H 27 Theoretical and experimental study on Ohmic contacts to silicon carbide (Ph.D. dissertation) (Shaanxi: Xidian University) (in Chinese) [8] Alessandro V, Irace A, Breglio G, Spirito P, Bricconi A, Carta R, Raffo D and Merlin L 26 IEEE International Symposium on Power Semiconductor Devices and IC s Naples, June 4 8 26, p. 1 [9] Song Q W, Zhang Y M, Zhang Y M, Zhang Q, Guo H, Li Z Y and Wang Z X 21 Chin. Phys. B 19 4721 [1] Roccaforte F, La Via F, Raineri V, Pierobon R and Zanoni E 23 J. Appl. Phys. 93 9137 [11] Lin Z and Chow T P, 28 IEEE Tran. Electron Dev. 55 1857 [12] Gao Y, Huang A Q, Agarwal A K and Zhang Q C 28 IEEE International Symposium on Power Semiconductor Devices and IC s Orlando, USA, May 18 22 28, p. 233 [13] Hull B A, Sumakeris J J, O Loughlin M J, Zhang Q C, Richmond J, Powell A R, Imhoff E A, Hobart K D, Rivera- Lopez A and Hefner A R 28 IEEE Tran. Electron Dev. 55 1864 [14] Millan J, Banu V, Brosselard P, Jorda X, Perez-Tomas A and Godignon P 28 Int. Semiconductor Conference 1 53 [15] Storasta L, Bergman J P, Hallin C and Janzen E 22 Mater. Sci. Forum 389 393 139 [16] Bolotnikov A V, Muzykov P G, Grekov A E and Sudarshan T S 27 IEEE Tran. Electron Dev. 54 154 3734-5